參數(shù)資料
型號： ST20GP6
英文描述： MAX 7000 CPLD 256 MC 208-RQFP
中文描述： GPS處理器
文件頁數(shù)： 88/116頁
文件大?。?/td> 1107K
代理商： ST20GP6
ST20-GP1
88/116
15 Byte-wide parallel port
The byte-wide parallel port is provided to drive an external device using 8-bit half-duplex streamed
I/O and two control wires.
The byte-wide parallel port has 2 modes of operation, as follows:
it can operate as an ASIC interface. In this mode the external data transfer is controlled by
the EMI strobes and addresses.
it can operate as a byte-wide parallel link (PLink) using an external asynchronous transfer
mechanism to control transfers.
The mode of operation is determined by the setting of the configuration registers, see Section 15.3.
15.1 EMI mode operation
In this mode the EMI is in total control of the
PlinkData0-7
pins. The
PlinknotAck
output is forced
to its ‘inactive’ state during this mode.
The interface to the external device is controlled by the EMI. The bottom 8 bits of the EMI data bus
(
MemData0-7
) are redirected (copied) to the
PlinkData0-7
pins. The direction of these pads is
controlled by the EMI. The external timing and data transfer of this activity is controlled by the
programmed configuration of the EMI bank 2 (see Section 9.5 on page 58).
15.2 Parallel link (DMA) mode operation
In this mode the byte-wide parallel port is a DMA (direct memory access) engine which performs
memory transfers to and from the external links on behalf of a controller (the CPU). The parallel link
is unidirectional and only transfers data in one direction across the memory bus at any given time.
The byte-wide parallel port defaults to input (to the ST20-GP1) when the ST20-GP1 is reset (with
the
notRST
pin) to prevent contention, and can be used for DMA functions without interfering with
memory bank 2. However to access external registers via the
PlinkData0-7
pins, the bit in the
PlinkEmi
register (see Table 15.1) must be set by software. This results in all accesses to external
memory bank 2 being diverted via the port rather than
MemData0-7
, allowing both register and
DMA access to the external peripheral. External memory bank 2 must be dedicated solely for this
use while the register access of this external peripheral is enabled.
Being half-duplex, the direction of the link when in DMA mode must be selected in software by
setting the bit in the
PlinkIO
register (see Table 15.2 below). Data transfer for the parallel port (for
DMA transfers) occur by the use of a channel. When the EMI is using these pads the directionality
is controlled by the EMI and not the DMA control register.
15.3 Configuration registers
There are three control registers for the parallel port which are programmed by use of devsw
(device store) and devlw (device load) instructions. The base address for the parallel port
configuration registers is given in the Memory Map chapter.
相關(guān)PDF資料
PDF描述
ST25C02AB1 IC FLEX 6000 FPGA 16K 144-TQFP
ST25C02AB6 Stratix FPGA 25K FBGA-672
ST25C02AM1 IC ACEX 1K FPGA 100K 208-PQFP
ST25C02AM6 Cyclone II FPGA 20K FBGA-256
ST25C04ML1 IC FLEX 6000 FPGA 24K 144-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST20-GP6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR
ST20GP6CT33S 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR
ST20GP6CX33S 功能描述:射頻無線雜項 GPS Processor RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel
ST20GP6CX33STR 功能描述:射頻無線雜項 GPS Processor RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel
ST20GP6X33S 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*