- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383838 > ST20GP6 MAX 7000 CPLD 256 MC 208-RQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ST20GP6 |
| 英文描述： | MAX 7000 CPLD 256 MC 208-RQFP |
| 中文描述： | GPS處理器 |
| 文件頁(yè)數(shù)： | 26/116頁(yè) |
| 文件大小： | 1107K |
| 代理商： | ST20GP6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
ST20-GP1
26/116
4.6.3
For each trap handler there is a trap handler structure and a trapped process structure. Both the
trap handler structure and the trapped process structure are in memory and can be accessed via
instructions, see Section 4.6.4.
The trap handler structure specifies what should happen when a trap condition is present, see
Table 4.6.
Trap handlers
The trapped process structure saves some of the state of the process that was running when the
trap was taken, see Table 4.7.
In addition, for each priority, there is an
Enables
register and a
Status
register. The
Enables
register contains flags to enable each cause of trap. The
Status
register contains flags to indicate
which trap conditions have been detected. The
Enables
and
Status
register bit encodings are
given in Table 4.4.
A trap will be taken at an interruptible point if a trap is set and the corresponding trap enable bit is
set in the
Enables
register. If the trap is not enabled then nothing is done with the trap condition. If
the trap is enabled then the corresponding bit is set in the
Status
register to indicate the trap
condition has occurred.
When a process takes a trap the processor saves the existing
Iptr
,
Wptr
,
Status
and
Enables
in
the trapped process structure. It then loads
Iptr
,
Wptr
and
Status
from the equivalent trap handler
structure and ANDs the value in
Enables
with the value in the structure. This allows the user to
disable various events while in the handler, in particular a trap handler must disable all the traps of
its trap group to avoid the possibility of a handler trapping to itself.
The trap handler then executes. The values in the trapped process structure can be examined
using the ldtrappedinstruction (see Section 4.6.4). When the trap handler has completed its
operation it returns to the trapped process via the tret(trap return) instruction. This reloads the
values saved in the trapped process structure and clears the trap flag in
Status
.
Note that when a trap handler is started,
Areg
,
Breg
and
Creg
are not saved. The trap handler
must save the
Areg
,
Breg
,
Creg
registers using stl (store local).
Comments
Iptr
Iptr
of trap handler process.
Base + 3
Wptr
Wptr
of trap handler process.
Base + 2
Status
Contains the
Status
register that the trap handler starts with.
Base + 1
Enables
Contains a word which encodes the trap enable and global interrupt masks which will be
ANDed with the existing masks to allow the trap handler to disable various events while it
runs.
Base + 0
Table 4.5 Trap handler structure
Comments
Iptr
Points to the instruction after the one that caused the trap condition.
Base + 3
Wptr
Wptr
of the process that was running when the trap was taken.
Base + 2
Status
The relevant trap bit is set, see Table 4.5 for trap codes.
Base + 1
Enables
Interrupt enables.
Base + 0
Table 4.6 Trapped process structure
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST25C02AB1 | IC FLEX 6000 FPGA 16K 144-TQFP |
| ST25C02AB6 | Stratix FPGA 25K FBGA-672 |
| ST25C02AM1 | IC ACEX 1K FPGA 100K 208-PQFP |
| ST25C02AM6 | Cyclone II FPGA 20K FBGA-256 |
| ST25C04ML1 | IC FLEX 6000 FPGA 24K 144-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST20-GP6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR |
| ST20GP6CT33S | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR |
| ST20GP6CX33S | 功能描述:射頻無線雜項(xiàng) GPS Processor RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel |
| ST20GP6CX33STR | 功能描述:射頻無線雜項(xiàng) GPS Processor RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel |
| ST20GP6X33S | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。