- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383723 > OR3TP12-6PS240I Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R PDF資料下載
參數(shù)資料
| 型號(hào)： | OR3TP12-6PS240I |
| 英文描述： | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R |
| 中文描述： | 用戶可編程ASIC的特殊功能 |
| 文件頁(yè)數(shù)： | 34/128頁(yè) |
| 文件大小： | 2450K |
| 代理商： | OR3TP12-6PS240I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)當(dāng)前第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
ORCAOR3TP12 FPSC
Embedded Master/Target PCI Interface
Data Sheet
March 2000
34
L Lucent Technologies Inc.
PCI Bus Core Master Controller
Detailed Description
FIFO Interface Overview
The Master FIFO interface consists of two transfer
phases: command/address followed by data. This
sequence must be followed, with the assertion of
mwlastcycn
indicating the completion of each phase.
In both quad- and dual-port modes, the command is
transferred first, followed by address, then data. The
PCI start address and bus command are always pro-
vided by the FPGA application. For Master writes, write
data with byte enables will be provided by the FPGA
application, whereas for reads the Master will receive
its data from the PCI bus and forward on to the FPGA
application. All types of data are transferred on the data
paths defined by the operational mode (dual- or quad-
port).
Master State Counter
The Master FIFO interface provides a state counter,
mstatecntr[3:0]
, that informs the FPGA application of
its current state (Table 12). This state counter deter-
mines what data is expected from the FPGA applica-
tion during the command/address or write data phases,
or what is currently being provided by the Master FIFO
interface during read data phases. This state counter
transitions from one state to another in a predeter-
mined manner. Table 13 through Table 17 detail the
sequencing of the
mstatecntr
and the data transferred
for Master write and read transactions.
The value on bus
mstatecntr
can be used to minimize
FPGA logic or verify proper operation. The data pro-
vided by the Master FIFO interface to the FPGA appli-
cation is accompanied by a value on
mstatecntr[3:0]
,
as shown in Table 12. This value can be directly used
by the FPGA application to determine the proper orien-
tation of the Master read data. This eliminates the need
for logic in the FPGA application for possible data pack-
ing functions. The data required from the FPGA appli-
cation by the Master FIFO interface during the
command/address or write data is also defined by the
value on
mstatecntr
. However, the state counter value
being presented to the FPGA application is in the same
cycle that the data is sent from the FPGA. Here, the
value provided by the Master FIFO interface can be
used to determine the next state, since current data,
phase, enables, and state transitions is known.
Dual-Master Address Holding Registers
The Master FIFO interface utilizes a pair of 64-bit
address holding registers to reduce latency when set-
ting up repeated Master transfers to or from the same
PCI address. Every Master command/address phase
has associated with it one of the two holding registers,
as specified by the holding register selector (Master
command word bit 12, as described in Table 10). Each
address holding register records the full previous
address, allowing some, all, or none of that recorded
address to be used to build the next address associ-
ated with that holding register. This can save up to 2/4
cycles (for dual-port/quad-port mode, respectively) dur-
ing the command/address phase.
The holding register supplies the most significant por-
tion, or all, or none, of the address. The amount sup-
plied by the holding register is determined by the timing
of the signal
mwlastcycn
, which accompanies the last
portion of data during the command/address phase. If
mwlastcycn
accompanies the Master command word,
the holding register supplies the entire address. Table
11 gives examples of typical operation using the hold-
ing registers, illustrating the above rules.
The holding registers can be partitioned using one
each for read and write operations, thus providing two
unrelated addresses for two functions. Another useful
application is to dedicate one holding register to a fixed
address such as the beginning of a buffer, the data port
of a FIFO or a mailbox register. This increases effective
bandwidth on shorter bursts.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OR3TP12 | Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface |
| OR62 | OR62 is a 6-input OR gate with 2x drive strength |
| OR73 | 7-input OR gate with 3x drive strength. |
| OR8GU41 | DIFFUSED TYPE (HIGH SPEED RECTIFIER APPLICATIONS) |
| ORCAORT4622 | Field-Programmable System Chip (FPSC) Four-Channel x 622 Mbits/s Backplane Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OR3TP127BA256-DB | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR3TP127BA352-DB | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR4 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ORCASeries 4 FPGAs |
| OR-401045290 | 制造商:ORTRONICS 功能描述:ORTRONICS 24 PORT MODULAR PATCH PANEL |
| OR40300011 | 制造商:ORTRONICS 功能描述:WORSTATION |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。