
MOTOROLA
Tables
xvii
TABLES
Table
Number
Title
Page
Number
i
2-1
2-2
3-1
3-2
3-3
3-4
3-5
3-6
3-7
3-8
3-9
3-10
3-11
3-12
3-13
3-14
3-15
3-16
3-17
3-18
3-19
3-20
3-21
3-22
3-23
3-24
3-25
3-26
3-27
3-28
3-29
3-30
3-31
3-32
3-33
3-34
4-1
4-2
Acronyms and Abbreviated Terms......................................................................xxii
Data Bus Byte Lane Assignments........................................................................2-9
PLL Configuration..............................................................................................2-35
Address Map A—Alternate View........................................................................3-2
Address Map B– Alternate View .........................................................................3-7
MPC105 Configuration Registers ......................................................................3-12
PCI Configuration Space Header Summary.......................................................3-15
Bit Settings for PCI Command Register—0x04 ................................................3-16
Bit Settings for PCI Status Register—0x06 .......................................................3-18
Bit Settings for Power Management Configuration Register—0x70.................3-19
Bit Settings for Error Enabling Register 1 (ErrEnR1)—0xC0...........................3-22
Bit Settings for Error Enabling Register 2 (ErrEnR2)—0xC4...........................3-23
Bit Settings for Error Detection Register 1 (ErrDR1)—0xC1 ...........................3-24
Bit Settings for Error Detection Register 2 (ErrDR2)—0xC5 ...........................3-25
Bit Settings for 60x Bus Error Status Register—0xC3......................................3-26
Bit Settings for PCI Bus Error Status Register—0xC7......................................3-26
Bit Settings for 60x/PCI Error Address Register—0xC8...................................3-27
Bit settings for Memory Starting Address Register 1—0x80 ............................3-28
Bit Settings for Memory Starting Address Register 2—0x84............................3-28
Bit Settings for Extended Memory Starting Address Register 1—0x88............3-29
Bit Settings for Extended Memory Starting Address Register 2—0x8C...........3-29
Bit Settings for Memory Ending Address Register 1—0x90.............................3-30
Bit Settings for Memory Ending Address Register 2—0x94.............................3-30
Bit Settings for Extended Memory Ending Address Register 1—0x98.............3-31
Bit Settings for Extended Memory Ending Address Register 2—0x9C............3-31
Bit Settings for Memory Bank Enable Register—0xA0....................................3-32
Bit Settings for Memory Control Configuration Register 1—0xF0...................3-33
Memory Control Configuration Register 2 (RAM Access Time)—0xF4..........3-36
Bit Settings for Memory Control Configuration Register 3—0xF8...................3-37
Bit Settings for Memory Control Configuration Register 4—0xFC..................3-39
Bit Settings for Processor Interface Configuration Register 1—0xA8..............3-42
Bit Settings for Processor Interface Configuration Register 2—0xAC..............3-46
Bit Settings for Alternate OS-Visible Parameters Register 1—0xBA...............3-50
Bit Settings for Alternate OS-Visible Parameters Register 2—0xBB ...............3-51
Bit Settings for External Configuration Register 1—0x8000_0092 ..................3-52
Bit Settings for External Configuration Register 2—0x8000_081C..................3-53
Bit Settings for External Configuration Register 3—0x8000_0850 ..................3-54
MPC105 Responses to 60x Transfer Types .........................................................4-9
Transfer Types Generated by the MPC105........................................................4-11