- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371016 > MC145572 (Motorola, Inc.) ISDN U-Interface Transceiver(ISDN U接口收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | MC145572 |
| 廠商： | Motorola, Inc. |
| 英文描述： | ISDN U-Interface Transceiver(ISDN U接口收發(fā)器) |
| 中文描述： | 綜合業(yè)務(wù)數(shù)字網(wǎng)U型接口收發(fā)器（綜合業(yè)務(wù)數(shù)字網(wǎng)ü接口收發(fā)器） |
| 文件頁數(shù)： | 50/264頁 |
| 文件大?。?/td> | 2832K |
| 代理商： | MC145572 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁
MC145572
4–14
MOTOROLA
a 0 for two consecutive superframes. This bit is updated at the end of the first frame of each super-
frame and is provided in this register for status only. See BR9(b5:b4) for more information regarding
this bit. When OR7(b0) is set, the M4
act
and
dea
bits must be valid for three superframes before
Verified
act
or Verified
dea
are updated.
Verified
dea
This is the dual–consecutively checked, inverted setting of the
dea
bit, in the received superframe.
Since the
dea
bit can only be received by an NT, this bit can only be 1 in the LT mode. Dual–consecutive
checking requires that the received bit is in the same state for two consecutive superframes. Whenever
the U–interface transceiver detects a transition from 0 to 1 on Superframe Sync in NR1(b1), Verified
dea
is set to 0. It remains in its current state until both Superframe Sync (NR1(b1)) and Linkup
(NR1(b3)) are 1s. Then, if the received
dea
bit is 0 for two consecutive superframes, Verified
dea
will become 1. After Verified
dea
becomes 1, if the received
dea
bit is ever 1 for two consecutive
superframes, then Verified
dea
will become a 0. This bit is updated at the end of the second basic
frame of each superframe and is provided in this register for status only. See BR9(b5:b4) for more
information regarding this bit. When OR7(b0) is set, the M4
dea
bit must be valid for three superframes
before Verified
dea
is updated.
Superframe Detect
This is the unmodified output of the Superframe Deframer’s superframe detection circuit. It is primarily
intended for diagnostic purposes.
febe
This register contains the current
febe
count. The counter is not cleared by a software or hardware
reset. The register can be preset to any value by writing to it. If the
febe
bit is active in a superframe,
the counter will increment at the end of the received superframe. The counter will not increment unless
Superframe Sync (NR1(b1)) and Linkup (NR1(b3)) are both 1s. If OR7(b1) is set, then the
febe
counter
will roll over from $FF to $00. The user software must take into account that if OR7(b1) is set, the
counter value read from BR4 might be less than the previous value, which means that the counter
has rolled over. The default setting for OR7(b1), after any hardware or software reset, produces the
same operation as the MC145472/MC14LC5472. This register is replaced by Register OR4 when
BR10(b0) = 1. When OR7(b1) is cleared, BR4 counts to $FF and does not roll over. This is the default
configuration after any reset to maintain MC145472 compatibility.
b7
b6
b5
b4
b3
b2
b1
b0
BR4
febe
Counter 7
febe
Counter 6
febe
Counter 5
febe
Counter 4
febe
Counter 3
febe
Counter 2
febe
Counter 1
febe
Counter 0
rw
rw
rw
rw
rw
rw
rw
rw
nebe
This register contains the current
nebe
count. A
nebe
occurs whenever the received
crc
message
does not match the computed
crc
or when Linkup (NR1(b3)) is 1 and Superframe Sync (NR1(b1))
is 0. The Superframe Framer maintains the superframe timing to increment the
nebe
counter when
Superframe Sync is 0. The counter is not cleared by a software or hardware reset. The register can
be preset to any value by writing to it.
When the Superframe Deframer detects a
crc
error in the received superframe, the counter is increm-
ented at the end of that superframe. When OR7(b1) is set, then the
febe
counter rolls over from
$FF to $00. The user software must take into account that if OR7(b1) is set, the counter value read
from BR5 might be less than the previous value, which means that the counter has rolled over. The
default setting for OR7(b1), after any hardware or software reset, produces the same operation as
the MC145472/MC14LC5472. When BR10(b0) = 1, this register is replaced by Register OR5. When
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC145576 | ISDN NT1(ISDN 網(wǎng)絡(luò)終端) |
| MC14557BCL | 1-to-64 Bit Variable Length Shift Register |
| MC14557BFEL | 1-to-64 Bit Variable Length Shift Register |
| MC14557BDWR2 | RJZ Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 09V; Output Voltage (Vdc): 12V; Power: 2W; 2W Single and Dual Outputs in DIP 14; 3kVDC and 4kVDC Isolation; Optional Continuous Short Circuit Protected; Custom Solutions Available; UL94V-0 Package Material; Efficiency up to 85% |
| MC14557 | 1-to-64 Bit Variable Length Shift Register |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC145572AAC | 功能描述:IC TRANSCEIVER ISDN 44-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145572ACR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
| MC145572AEI | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
| MC145572AFN | 功能描述:IC TRANSCEIVER ISDN 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145572APB | 功能描述:IC ISDN INTERFACE TXCVER 44-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。