參數(shù)資料
型號(hào): MC145572
廠商: Motorola, Inc.
英文描述: ISDN U-Interface Transceiver(ISDN U接口收發(fā)器)
中文描述: 綜合業(yè)務(wù)數(shù)字網(wǎng)U型接口收發(fā)器(綜合業(yè)務(wù)數(shù)字網(wǎng)ü接口收發(fā)器)
文件頁(yè)數(shù): 114/264頁(yè)
文件大?。?/td> 2832K
代理商: MC145572
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)當(dāng)前第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)
MC145572
6–4
MOTOROLA
After the MC145572 ends transmission of SN1 it waits up to 480 ms for LT to transmit a signal, SL1 or
SL2. The MC145572 then recovers timing information and transmits SN2. When full duplex operation
has been achieved, bits NR1(b3, b1, b0) are each set to a 1 and SN3 is enabled for transmission. SN3
is transmitted with only the maintenance channel bits active until transparent 2B+D transmission is
enabled by setting Customer Enable (NR2(b0)) to a 1, or the M4 channel
act
bit has been received
when the MC145572 is configured for the Verified
act
mode. See BR9(b5,b4) for more about Verified
act.
If SN3 is not reached within 15 seconds, activation is automatically aborted, Error Indication (NR1(b2))
is set to a 1, and bits NR1(b3, b1, b0) are each reset to a 0. The 15–second activation timer is started
when Activation in Progress (NR1(b0)) is set to a 1. The Activation Request bit (NR2(b3)) is internally
reset to a 0 when Activation in Progress (NR1(b0)) is set to a 1.
LT mode activation initiation is accomplished by setting Activation Request (NR2(b3)) to a 1. The LT
initiates activation of the U–interface by transmitting TL for a period of two frames (3 ms) toward NT.
At this time, the LT U–interface transceiver also sets Activation in Progress (NR1(b0)) to a 1. After
LT stops sending TL, the NT transmits TN and SN1 and trains its echo cancellers. The LT then waits
for loss of the far–end signals, TN and SN1.
Loss of TN and SN1 reception is immediately followed by the LT transmission of SL1, while the LT
end echo cancellers are trained. From Figure 6–1, it can be seen that the LT transceiver has a period
of time during activation where the NT end is guaranteed to be quiet. This is to permit the MC145572
to train its echo cancellers during the transmission of SL1 and part of SL2. During SL2, the MC145572
looks for a far–end signal. The MC145572 then recovers timing information and trains for full duplex
operation. When full duplex operation has been achieved, NR1(b3, b1, b0) are each set to a 1 and
SL3 is transmitted with the M channel bits active. The 2B+D channels become active when Customer
Enable (NR2(b0)) is set to a 1.
If activation continues for more than 15 seconds it is aborted, Error Indication (NR1(b2)) is set to a
1, and bits NR1(b3,b1,b0) are each reset to a 0. The 15–second activation timer is started when Activa-
tion in Progress (NR1(b0)) is set to a 1. Activation Request (NR2(b3)) is internally reset to a 0 when
Activation in Progress (NR1(b0)) is set to a 1.
The Linkup status bit (NR1(b3)) is used to signify that the loop is active. With MC145572 configured
as an NT, this corresponds to NT transmitting SN3 and receiving SL3. With MC145572 configured
as an LT, this corresponds to LT transmitting SL3 and receiving SN3. When the U–interface is fully
active, Superframe Sync (NR1(b1)) and Linkup (NR1(b3)) are set to a 1.
When the LT U–interface transceiver is activated and ready to pass 2B+D data, the M4 channel
act
bit should be set per ANSI T1.601–1992. This is done by setting BR0(b7) to a 1. Also, it is required
that Customer Enable (NR1(b0)) be set to a 1 when the M4 channel verified
act
/
dea
mode is not
enabled. This must be done after activation from the receive RESET state. Refer to
Section 4.4.10
,
for more details on Verified
act
/
dea
and control of M4 channel bits.
Whenever the MC145572 detects loss of Superframe Synchronization, NR1 becomes $8 and an in-
terrupt is generated if enabled. This indicates that loss of Superframe Synchronization has been
detected. When Superframe Synchronization is lost for more than 480 ms, MC145572 always deac-
tivates and sets NR1 = $4 error indication, and issues an interrupt if enabled. When the error condition
causing loss of Superframe Synchronization goes away before 480 ms has elapsed, NR1 returns to
$B and an interrupt is generated if enabled. It is not necessary to set Customer Enable (NR2(b0)) to
a 1 when NR1 returns to $B.
The MC145572 continually monitors the error on its recovered signal. If the internally monitored error
rate becomes too large, MC145572 loses data transparency and NR1 changes to $A or $8 and issues
an interrupt. Note that loss of Superframe Synchronization always means that data transparency is
lost, but loss of data transparency does not always mean that Superframe Synchronization is lost.
Also, note that loss of signal always means that Superframe Synchronization is lost. There is no time
相關(guān)PDF資料
PDF描述
MC145576 ISDN NT1(ISDN 網(wǎng)絡(luò)終端)
MC14557BCL 1-to-64 Bit Variable Length Shift Register
MC14557BFEL 1-to-64 Bit Variable Length Shift Register
MC14557BDWR2 RJZ Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 09V; Output Voltage (Vdc): 12V; Power: 2W; 2W Single and Dual Outputs in DIP 14; 3kVDC and 4kVDC Isolation; Optional Continuous Short Circuit Protected; Custom Solutions Available; UL94V-0 Package Material; Efficiency up to 85%
MC14557 1-to-64 Bit Variable Length Shift Register
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC145572AAC 功能描述:IC TRANSCEIVER ISDN 44-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC145572ACR2 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述:
MC145572AEI 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述:
MC145572AFN 功能描述:IC TRANSCEIVER ISDN 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC145572APB 功能描述:IC ISDN INTERFACE TXCVER 44-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)