- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371016 > MC145572 (Motorola, Inc.) ISDN U-Interface Transceiver(ISDN U接口收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | MC145572 |
| 廠商： | Motorola, Inc. |
| 英文描述： | ISDN U-Interface Transceiver(ISDN U接口收發(fā)器) |
| 中文描述： | 綜合業(yè)務(wù)數(shù)字網(wǎng)U型接口收發(fā)器（綜合業(yè)務(wù)數(shù)字網(wǎng)ü接口收發(fā)器） |
| 文件頁數(shù)： | 123/264頁 |
| 文件大?。?/td> | 2832K |
| 代理商： | MC145572 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁當(dāng)前第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁
MC145572
7–7
MOTOROLA
The
crc
Corrupt mode bit, OR9(b2), modifies the operation of
crc
Corrupt, BR8(b3). When OR9(b2)
is a 1, the operation of the
crc
Corrupt bit, BR8(b3), is modified so that a corrupt
crc
is transmitted
only to the end of the current U–interface superframe. Then BR8(b3) is cleared to a 0. If it is desired
to corrupt the transmitted
crc
again, then BR8(3) must be set to a 1 again. This is very useful for
digital loop carrier applications, since software does not have to clear BR8(b3) in order to guarantee
a one–to–one correspondence between
crc
received from the digital loop carrier system and
crc
s
transmitted onto the U–interface. For digital loop carrier applications, BR9(b1) is set to a 1 if it is
desired to have end–to–end performance monitoring. The outgoing
febe
should be updated at the
same time that the outgoing M4 channel register is updated. This update should be done for every
superframe.
This section provides details on when interrupts are generated and when the internal Superframe
Framer reads maintenance channel registers to include their contents in the outgoing transmitted
superframe. This information is particularly useful when designing LUNT and LULT line cards for digital
loop carrier systems. The basic frames and Quat positions are numbered as in the ANSI T1.601 specifi-
cation. A Quat is the ANSI T1.601 term for the symbols transmitted over the U–interface. Basic frames
are numbered from 1 through 8. The Quats in each basic frame are numbered from 1 through 120.
The M4, M5/M6, and eoc maintenance subchannels can be used for signalling in proprietary applica-
tions. When the M4 or M5/M6 subchannels are configured to update on every received frame in the
subchannel, the update interval is 12 ms or once every superframe. The receive data interrupt for
the M5/M6 subchannel occurs at the end of basic frame 4. The receive data interrupt for the M4 channel
occurs at the end of the superframe or basic frame 8. See Figures 7–1, 7–2 and 7–3, and register
BR9 description for more details.
When the eoc subchannel is configured to update on every received eoc frame, the update interval
is 6 ms, or twice each superframe. The eoc receive data interrupt can occur at the end of basic frame
4 or at the end of basic frame 8. See register description for BR9 for more details.
The receive and transmit registers for the maintenance channels are double buffered. Figure 7–2 indi-
cates where maintenance channel registers are updated from the superframe received at NT. Fig-
ure 7–2 also indicates the points where the U–interface transceiver transfers data from the mainte-
nance channel registers into the transmitted superframe when the MC145572 is configured for NT
mode. Figure 7–3 indicates where maintenance channel registers are updated from the superframe
received at the LT end of the loop. Figure 7–3 also indicates the points where the U–interface transceiv-
er transfers data from the maintenance channel registers into the transmitted superframe when the
MC145572 is configured for LT mode.
For digital loop carrier applications, maintenance channel registers R6, BR1, and BR3 must be pro-
grammed to update on every received frame. Do not use trinal or dual consecutive checking. The
reason for this, is intermediate nodes need to do local processing of the eoc messages and must
transmit the messages upstream or downstream on a frame–by–frame basis. See explanations for
Byte register 9. Note that the eoc maintenance subchannel R6 is updated with a new received eoc
message twice each superframe. The MC145572 should be configured so that interrupts are generated
when BR1, BR3, and R6 are updated. See explanations for Nibble registers 3 and 4. The interrupt
for BR3 (IRQ0) may not need to be enabled, since BR3 is updated at the same time as R6 at the
end of a superframe. When an interrupt occurs, data can be read from the appropriate maintenance
channel register (BR1, BR3, or R6) and transmitted over the digital loop carrier system. At this time,
the maintenance channel data that has been received from the digital loop carrier system can be written
to the registers for the outgoing superframe (BR0, BR2, or R6).
If the M4 channel and eoc interrupts are enabled to occur on the reception of every frame, it is possible
for the software to determine if eoc interrupt has occurred at the end of basic frame 4 or at the end
of basic frame 8. When eoc interrupt occurs at the end of basic frame 4, eoc interrupt status bit,
NR3(b2), is set and M4 channel interrupt status bit, NR3(b1), is clear assuming that M4 channel regis-
ter, BR1, was read immediately following the previous M4 channel interrupt. When eoc interrupt and
M4 interrupts occur at the end of basic frame 8, both NR3(b2) and NR3(b1) are set.
The MC145572 does not provide any direct mechanism whereby an external microcontroller can
determine when registers, for outgoing maintenance data, can be updated. This timing must be
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC145576 | ISDN NT1(ISDN 網(wǎng)絡(luò)終端) |
| MC14557BCL | 1-to-64 Bit Variable Length Shift Register |
| MC14557BFEL | 1-to-64 Bit Variable Length Shift Register |
| MC14557BDWR2 | RJZ Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 09V; Output Voltage (Vdc): 12V; Power: 2W; 2W Single and Dual Outputs in DIP 14; 3kVDC and 4kVDC Isolation; Optional Continuous Short Circuit Protected; Custom Solutions Available; UL94V-0 Package Material; Efficiency up to 85% |
| MC14557 | 1-to-64 Bit Variable Length Shift Register |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC145572AAC | 功能描述:IC TRANSCEIVER ISDN 44-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145572ACR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
| MC145572AEI | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
| MC145572AFN | 功能描述:IC TRANSCEIVER ISDN 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145572APB | 功能描述:IC ISDN INTERFACE TXCVER 44-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。