![](http://datasheet.mmic.net.cn/370000/UPD70F3214HGC-8EU_datasheet_16743828/UPD70F3214HGC-8EU_638.png)
CHAPTER 22 STANDBY FUNCTION
User’s Manual U16890EJ1V0UD
638
(2) Releasing IDLE mode by reset
The same operation as the normal reset operation is performed.
Table 22-5. Operation Status in IDLE Mode
When CPU Is Operating with Main Clock
Setting of IDLE Mode
Item
When Subclock Is Not Used
When Subclock Is Used
CPU
Stops operation
ROM correction
Stops operation
Main clock oscillator
Oscillation enabled
Subclock oscillator
Oscillation enabled
Interrupt controller
Stops operation
Timer P (TMP0)
Note 1
Stops operation
16-bit timers (TM00 to TM03)
TM00, TM02, TM03: Stop operation
TM01: Operable when INTWT is selected
as count clock and f
BRG
is selected as count
clock of WT
Operable when TI5n is selected as count clock
Operable when INTTM010 is selected as count clock and TM01 is enabled in IDLE mode
Stops operation
TM00, TM02, TM03: Stop operation
TM01: Operable when INTWT is selected
as count clock
8-bit timers (TM50, TM51)
Timer H (TMH0)
Timer H (TMH1)
Stops operation
Operable when f
XT
is selected as count clock
Watch timer
Operable when main clock is selected as
count clock
Operable
Watchdog timer 1
Stops operation
Watchdog timer 2
Stops operation
Operable when f
XT
is selected as count clock
CSI00, CSI01
Operable when SCK0n input clock is selected as operation clock
CSIA0, CSIA1
Stops operation
I
2
C0
Note 2
Stops operation
UART0
Operable when ASCK0 is selected as count clock
Serial interface
UART1
Stops operation
Key interrupt function
Operable
A/D converter
Stops operation
D/A converter
Stops operation (retains output)
Note 3
ch0: Stops operation (retains output)
ch1: (For other conditions than following,
refer to
Note 3
.)
Operable when real-time output mode is
selected and f
XT
is selected as count clock
of TMH1
Note 3
Real-time output
Operable when INTTM5n is selected as real-time output trigger and TM5n is enabled in
IDLE mode
Port function
Retains status before IDLE mode was set.
External bus interface
Refer to
2.2 Pin Status
.
Internal data
The CPU registers, statuses, data, and all other internal data such as the contents of the
internal RAM are retained as they were before the IDLE mode was set.
Notes 1.
Only in the
μ
PD703215, 703215Y, 70F3215H, 70F3215HY
2.
Only in the
μ
PD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY
3.
If the IDLE mode is set immediately after D/A conversion has started (during conversion), the D/A
converter continues operating until D/A conversion is complete and retains the output at the end of D/A
conversion.
Remark
n = 0, 1