![](http://datasheet.mmic.net.cn/370000/UPD70F3214HGC-8EU_datasheet_16743828/UPD70F3214HGC-8EU_570.png)
CHAPTER 19 I
2
C BUS
570
User’s Manual U16890EJ1V0UD
(5) Stop condition detection
The INTIIC0 signal is generated when a stop condition is detected.
19.8 Address Match Detection Method
When in I
slave address.
Address match detection is performed automatically by hardware. An INTIIC0 interrupt request signal occurs when
a local address has been set to the SVA0 register and when the address set to the SVA0 register matches the slave
address sent by the master device, or when an extension code has been received.
19.9 Error Detection
In I
of the transmitting device, so the IIC0 register data prior to transmission can be compared with the transmitted IIC0
register data to enable detection of transmission errors. A transmission error is judged as having occurred when the
compared data values do not match.
19.10 Extension Code
(1) When the higher 4 bits of the receive address are either 0000 or 1111, the extension code flag (EXC0) is set for
extension code reception and an interrupt request signal (INTIIC0) is issued at the falling edge of the eighth clock.
The local address stored in the SVA0 register is not affected.
(2) If 11110xx0 is set to the SVA0 register by a 10-bit address transfer and 11110xx0 is transferred from the master
device, the results are as follows. Note that the INTIIC0 signal occurs at the falling edge of the eighth clock.
Higher 4 bits of data match: IICS0.EXC0 bit = 1
7 bits of data match: IICS0.COI0 bit = 1
(3) Since the processing after the INTIIC0 signal occurs differs according to the data that follows the extension code,
such processing is performed by software.
For example, when operation as a slave is not desired after the extension code is received, set the IICC0.LREL0
bit to 1 and the CPU will enter the next communication wait state.
Table 19-4. Extension Code Bit Definitions
2
C bus mode, the master device can select a particular slave device by transmitting the corresponding
2
C bus mode, the status of the serial data bus (SDA0) during data transmission is captured by the IIC0 register
Slave Address
R/W Bit
Description
0000 000
0
General call address
0000 000
1
Start byte
0000 001
X
CBUS address
0000 010
X
Address that is reserved for different bus format
1111 0xx
X
10-bit slave address specification