![](http://datasheet.mmic.net.cn/370000/UPD70F3214HGC-8EU_datasheet_16743828/UPD70F3214HGC-8EU_592.png)
CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U16890EJ1V0UD
592
Table 20-1. Interrupt Source List (2/2)
Type
Classification Default
Priority
Name
Trigger
Interrupt
Source
Exception
Code
Handler
Address
Restored
PC
Interrupt
Control
Register
22
INTTMH0
TMH0 and CMP00/CMP01
match
TMH0
01E0H
000001E0H nextPC
TMHIC0
23
INTTMH1
TMH1 and CMP10/CMP11
match
TMH1
01F0H
000001F0H nextPC
TMHIC1
24
INTCSIA0
CSIA0 transfer completion
CSIA0
0200H
00000200H nextPC
CSIAIC0
25
INTIIC0
Note 1
I
2
C0 transfer completion
I
2
C0
0210H
00000210H nextPC
IICIC0
26
INTAD
A/D conversion completion
A/D
0220H
00000220H nextPC
ADIC
27
INTKR
Key return interrupt
KR
0230H
00000230H nextPC
KRIC
28
INTWTI
Watch timer interval
WT
0240H
00000240H nextPC
WTIIC
29
INTWT
Watch timer reference time
WT
0250H
00000250H nextPC
WTIC
30
INTBRG
8-bit counter of prescaler 3
and PRSCM match
Prescaler 3
0260H
00000260H nextPC
BRGIC
31
INTTM020
TM02 and CR020 match
TM02
0270H
00000270H nextPC
TM0IC20
32
INTTM021
TM02 and CR021 match
TM02
0280H
00000280H nextPC
TM0IC21
33
INTTM030
TM03 and CR030 match
TM03
0290H
00000290H nextPC
TM0IC30
34
INTTM031
TM03 and CR031 match
TM03
02A0H
000002A0H nextPC
TM0IC31
35
INTCSIA1
CSIA1 transfer completion
CSIA1
02B0H
000002B0H nextPC
CSIAIC1
45
INTTP0OV
Note 2
TMP0 overflow
TMP0
03A0H
000003A0H nextPC
TP0OVIC
46
INTTP0CC0
Note 2
TP0CCR0 capture/
TMP0 and TP0CCR0 match
TMP0
03B0H
000003B0H nextPC
TP0CCIC0
Maskable Interrupt
47
INTTP0CC1
Note 2
TP0CCR1 capture/
TMP0 and TP0CCR1 match
TMP0
03C0H
000003C0H nextPC
TP0CCIC1
Notes 1.
Only in the
μ
PD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY
2.
Only in the
μ
PD703215, 703215Y, 70F3215H, 70F3215HY
Remarks 1.
Default priority: The priority order when two or more maskable interrupt requests with the same
priority level are generated at the same time. The highest priority is 0.
The priority of non-maskable interrupt request is as follows.
INTWDT2 > INTWDT1 > NMI
Restored PC:
The value of the program counter (PC) saved to EIPC, FEPC, or DBPC when
interrupt/exception processing is started. The restored PC when a non-maskable or
maskable interrupt is acknowledged while either of the following instructions is being
executed does not become nextPC (when an interrupt is acknowledged during the
execution of an instruction, the execution of that instruction is stopped and is
resumed following completion of interrupt servicing).
Load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W)
Divide instructions (DIV, DIVH, DIVU, DIVHU)
PREPARE, DISPOSE instructions (only when an interrupt occurs before stack
pointer update)
nextPC:
The PC value at which processing is started following interrupt/exception processing.
2.
The execution address of the illegal opcode when an illegal opcode exception occurs is calculated
with (Restored PC – 4).