- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361226 > Q6701-H6481 (SIEMENS AG) Quadruple Transceiver for S/T Interface QUAT-S PDF資料下載
參數(shù)資料
| 型號(hào)： | Q6701-H6481 |
| 廠商： | SIEMENS AG |
| 英文描述： | Quadruple Transceiver for S/T Interface QUAT-S |
| 中文描述： | 四聯(lián)收發(fā)器的S / T接口葛- ? |
| 文件頁(yè)數(shù)： | 8/72頁(yè) |
| 文件大?。?/td> | 1267K |
| 代理商： | Q6701-H6481 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)
P-MQFP-44-2
Semiconductor Group
8
07.95
Quadruple Transceiver for S/T Interface
(QUAT-S)
PEB 2084
CMOS
1.1
Four full duplex (B1 + B2 + D) S/T interface
transceivers, each equipped with the following
functions:
– Analog S/T interfaces fully according to the
CCITT I.430, ETSI 300.012 and ANSI T1.605
standards.
– 192 kbit/s transmission rate
– Receive timing recovery
Features
– Conversion between pseudo-ternary
and binary codes
– Conversion between S/T and IOM-2 frame structures
– Activation / deactivation procedures, triggered by primitives received over the
IOM
-
2 interface or by info received from the line (e.g. detection of INFO1)
– Access to S and Q bits of S/T interface
– Execution of test loops
– Loop length up to 1.5 km (point-to-point)
– Frame alignment in trunk applications with maximum wander of
±
50
μ
s
– Logical S/T interface functions identical to PEB 2081, SBCX, for line card
applications.
– Analog S/T line transceivers identical to PEB 2081, SBCX.
IOM-2 interface
D-channel access control
Support for JTAG boundary scan test
1
μ
CMOS technology with low power consumption
+ 5 V power supply
P-MQFP-44 package
Type
PEB 2084 H
Ordering Code
Q6701-H6481
Package
P-MQFP-44-2 (SMD)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Q67020-Y149 | Octal Latch |
| Q67020-Y150 | Octal Latch |
| Q67020-Y151 | CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS |
| Q67020-Y152 | CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS |
| Q67020-Y153 | OCTAL BUS TRANSCEIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Q67020-Y149 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Octal Latch |
| Q67020-Y150 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Octal Latch |
| Q67020-Y151 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS |
| Q67020-Y152 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS |
| Q67020-Y153 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:OCTAL BUS TRANSCEIVER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。