- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98023 > MK50H28Q25/XX (STMICROELECTRONICS) 1 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQCC52 PDF資料下載
參數(shù)資料
| 型號： | MK50H28Q25/XX |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQCC52 |
| 封裝： | PLASTIC, LCC-52 |
| 文件頁數(shù)： | 9/64頁 |
| 文件大?。?/td> | 429K |
| 代理商： | MK50H28Q25/XX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
SECTION 4
PROGRAMMING SPECIFICATION
This section defines the Control and Status Reg-
isters and the memory data structures required to
program the MK50H28.
4.1 Control and Status Registers
There are six Control and Status Registers
(CSR’s) resident within the MK50H28.
The
CSR’s are accessed through two bus address-
able ports, an address port (RAP), and a data
port (RDP), thus requiring only two locations in
the system memory or I/O map.
4.1.1 Accessing the Control and Status Regis-
ters
The CSR’s are read (or written) in a two step op-
eration. The address of the CSR is written into the
address port (RAP) during a bus slave transac-
tion. During a subsequent bus slave transaction,
the data being read from (or written into) the data
port (RDP) is read from (or written into) the CSR
selected in the RAP. Once written, the address in
RAP remains unchanged until rewritten or upon a
bus reset. A control I/O pin (ADR) is provided to
distinguish the address port from the data port.
ADR
Port
4.1.1.1 Register Address Port (RAP)
0
00
B
M
8
000
CSR
<2:0>
1
5
1
4
1
3
0
7
0
8
1
0
1
2
0
1
0
2
0
3
0
4
0
5
0
9
0
6
H
B
Y
E
T
BIT
NAME
DESCRIPTION
15:08
RESERVED
Must be written as zeroes
07
BM8
When set, places chip into 8 bit mode. CSR’s, Init Block, and data transfers are all 8 bit
transfers; this provides compatibility with 8 bitmicroprocessors. When clear, all transfers
are 16 bit transfers. This bit must be set to the same value each time it is written,
changing this bit during normal operation will achieve unexpected results. BM8 is
READ/WRITE and cleared on Bus RESET.
06:04
RESERVED
Must be written as zeroes
03:01
CS3<2:0>
CSR address select bits. READ/WRITE. Selects the CSR to be accessed through the
RDP. RAP is cleared by Bus RESET.
CSR<2:0>
CSR
0
CSR0
1
CSR1
2
CSR2
3
CSR3
4
CSR4
5
CSR5
00
HBYTE
Determines which byte is addressed for 8 bit mode. If set, the high byte of the register
referred to by CSR<2:0> is addressed, otherwise the low byte is addressed. This bit is
only meaningful in 8 bit mode and must be written as zero if BM8=0. HBYTE is
READ/WRITE and cleared on bus reset.
MK50H28
17/64
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK50N512CLL100R | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| MK50X256CLL100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| MK50N512CLL100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| ML53812-2 | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP176 |
| ML54051 | FLASH MEMORY DRIVE CONTROLLER, PQFP120 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK50H28TQ25 | 功能描述:電信集成電路 MLL Controller 25MHz RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| MK50N512CLL100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK50N512CLQ100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK50N512CMC100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK50N512CMD100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。