參數(shù)資料
型號(hào): MK50H28Q25/XX
廠商: STMICROELECTRONICS
元件分類: 微控制器/微處理器
英文描述: 1 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQCC52
封裝: PLASTIC, LCC-52
文件頁(yè)數(shù): 29/64頁(yè)
文件大?。?/td> 429K
代理商: MK50H28Q25/XX
4.2.5a Transmit and Receive Interrupt Descriptor Rings
The MK50H28 has two descriptor ring structures for the purpose of queuing Transmit and Receive inter-
rupts. The pointers to these two descriptor rings are located at IADR+24 through IADR+30. These de-
scriptor rings consist of 128 entries. Each entry consists of two 16-bit words containing the 24-bit ad-
dress of the Contest Table entry (XCTADR, RCTADR)corresponding to the interrupt, a 7-bit field for the
descriptor index (CURXD, CURRD) into the associated descriptor ring, and a SRVC bit to indicate
whether the interrupt has been serviced. No entry will be made in the Receive Interrupt Descriptor Ring
(nor will interrupt be generated) if bit RINTD (CTADR+12 <10>) is set; likewise for TINTD (TMD0<08>).
4.2.5a.1 Transmit Interrupt Descriptor Ring Entry
BIT
NAME
DESCRIPTION
15
SRVC
This bit is set by the MK50H28 when it writes an interrupt to the Interrupt Descriptor Ring
and should be cleared by the host when it Services the interrupt. If it attempts to write TX
interrupt information to a Transmit Interrupt Ring entry for which SRVC is not clear , the
MK50H28 will issue PPRIM 7 with PPARM=0 (Tx Int MISS) in addition to giving TINT.
14:08
CURXD
Specifies the current transmit descriptor (0-127) at the time the interrupt ocurred.
07:00/15:00
XCTADR
Transmit Context Table Address. Indicates address of the CT entry at the time the
interrupt ocurred. NOTE: XCTADR specifies which CT entry, and CURXD specifies the
descriptor within the Tx Ring associated with the CT entry for which the interrupt ocurred.
4.2.5a.2 Receive Interrupt Descriptor Ring Entry
BIT
NAME
DESCRIPTION
15
SRVC
This bit is set by the MK50H28 when it writes an interrupt to the Interrupt Descriptor Ring
and should be cleared by the host when it Services the interrupt. The MK50H28 will issue
PPRIM 7 with PPARM=1(Rx Int MISS) in addition to RINT, and it will discard the received
frame if it is unable to write to the Rececive Interrupt ring due to SRVC not being clear.
14:08
CURRD
Specifies the current receive descriptor (0-127) at the time the interrupt ocurred.
07:00/15:00
RCTADR
Receive Context Table Address. Indicates address of the CT entry at the time the
interrupt ocurred. NOTE: RCTADR specifies the CT entry, and CURRD specifies the
descriptor within the Rx Ring associated with the CT entry for which the interrupt ocurred.
1
5
1
4
1
3
0
7
0
8
0
1
2
0
1
0
2
0
3
0
4
0
5
0
9
0
6
TINTMD0
TINTMD1
XCTADR<15:00>
XCTADR<23:16>
0
CURXD (0-127)
S
R
V
C
1
5
1
4
1
3
0
7
0
8
0
1
2
0
1
0
2
0
3
0
4
0
5
0
9
0
6
RINTMD0
RINTMD1
RCTADR<15:00>
RCTADR<23:16>
0
CURRD (0-127)
S
R
V
C
MK50H28
35/64
相關(guān)PDF資料
PDF描述
MK50N512CLL100R 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100
MK50X256CLL100 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100
MK50N512CLL100 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100
ML53812-2 SPECIALTY MICROPROCESSOR CIRCUIT, PQFP176
ML54051 FLASH MEMORY DRIVE CONTROLLER, PQFP120
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK50H28TQ25 功能描述:電信集成電路 MLL Controller 25MHz RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
MK50N512CLL100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
MK50N512CLQ100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
MK50N512CMC100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
MK50N512CMD100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz