- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98023 > MK50H28Q25/XX (STMICROELECTRONICS) 1 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQCC52 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK50H28Q25/XX |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQCC52 |
| 封裝： | PLASTIC, LCC-52 |
| 文件頁數(shù)： | 45/64頁 |
| 文件大?。?/td> | 429K |
| 代理商： | MK50H28Q25/XX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Table 1: PIN DESCRIPTION (continued)
SIGNAL NAME
PIN(S)
TYPE
DESCRIPTION
If CSR4<00> BCON = 1,
I/O PIN 15 = BYTE (O/3S)
I/O PIN 16 = BUSAKO (O)
Byte selection is done using the BYTE line and DAL<00> latched during the
address portion of the bus transaction. MK50H28 drives BYTE only as a Bus
Master and ignores it when a Bus Slave. Byte selection is done as outlined
in the following table.
BYTE
DAL<00>
TYPE OF TRANSFER
LOW
ENTIRE WORD
LOW
HIGH
ILLEGAL CONDITION
HIGH
LOW
LOWER BYTE
HIGH
UPPER BYTE
BUSAKO is a bus request daisy chain output. If MK50H28 is not requesting
the bus and it receives HLDA, BUSAKO will be driven low. If MK50H28 is
requesting the bus when it receives HLDA, BUSAKO will remain high
Note: All transfers are entire word unless the MK50H28 is configured for 8 bit
operation.
HOLD
BUSRQ
17
[19]
IO/OD
Pin 17 is configured through bit 0 of CSR4.
If CSR4<00> BCON = 0,
I/O PIN 17 = HOLD
HOLD request is asserted by MK50H28 when it requires a DMA cycle, if
HLDA is inactive, regardless of the previous state of the HOLD pin. HOLD is
held low for the entire ensuing bus transaction.
If CSR4<00> BCON = 1,
I/O PIN 17 = BUSRQ
BUSRQ is asserted by MK50H28 when it requires a DMA cycle if the prior
state of the BUSRQ pin was high and HLDA is inactive. BUSRQ is held low
for the entire ensuing bus transaction.
ALE
AS
18
[20]
O/3S
The active level of ADDRESS STROBE is programmable through CSR4.
The address portion of a bus transfer occurs while this signal is at its
asserted level. This signal is driven by MK50H28 while it is the BUS
MASTER. At all other times, the signal is tristated.
If CSR4<01> ACON = 0,
I/O PIN 18 = ALE
ADDRESS LATCH ENABLE is used to demultiplex the DAL lines and define
the address portion of the transfer. As ALE, the signal transitions from high
to low during the address portion of the transfer and remains low during the
data portion.
If CSR4<01> ACON = 1,
I/O PIN 18 = AS
As AS, the signal pulses low during the address portion of the bus transfer.
The low to high transition of AS can be used by a slave device to strobe the
address into a register.
AS is effectively the inversion of ALE.
HLDA
19
[21]
I
HOLD ACKNOWLEDGE is the response to HOLD. When HLDA is low in
response to MK50H28’s assertion of HOLD, the MK50H28 is the Bus
Master. HLDA should be deasserted ONLY after HOLD has been released
by the MK50H28.
CS
20
[22]
I
CHIP SELECT indicates, when low, that the MK50H28 is the slave device
for the data transfer. CS must be valid throughout the entire transaction.
ADR
21
[23]
I
ADDRESS selects the Register Address Port or the Register Data Port. It
must be valid throughout the data portion of the transfer and is only used by
the chip when CS is low.
ADR
PORT
LOW
REGISTER DATA PORT
HIGH
REGISTER ADDRESS PORT
READY
22
[24]
IO/OD
When the MK50H28 is a Bus Master, READY is an asynchronous
acknowledgement from the bus memory that memory will accept data in a
WRITE cycle or that memory has put data on the DAL lines in a READ cycle.
MK50H28
5/64
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK50N512CLL100R | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| MK50X256CLL100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| MK50N512CLL100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| ML53812-2 | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP176 |
| ML54051 | FLASH MEMORY DRIVE CONTROLLER, PQFP120 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK50H28TQ25 | 功能描述:電信集成電路 MLL Controller 25MHz RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| MK50N512CLL100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK50N512CLQ100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK50N512CMC100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK50N512CMD100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。