- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98023 > MK50H28Q25/XX (STMICROELECTRONICS) 1 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQCC52 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK50H28Q25/XX |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQCC52 |
| 封裝： | PLASTIC, LCC-52 |
| 文件頁數(shù)： | 41/64頁 |
| 文件大?。?/td> | 429K |
| 代理商： | MK50H28Q25/XX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
4.4.2.1 User Mode (Auto LMI Mode) - Continued
In User Mode the MK50H28 will perform the following functions:
1. Transmit STATUS ENQUIRY frames at an interval determined by the nT1 timer.
2. After every nN1 transmissions of STATUS ENQUIRY with Report Type of ”LIV Only” the
MK50H28 transmits a STATUS ENQUIRY with Report Type of ”Full Status”.
3. When a STATUS frame is received in response to a STATUS ENQUIRY, the receive sequence
number received from the Network side is checked against the User send sequence number.
4. A received Full STATUS frame will be stored into the LMI channel buffer, the sequence number
checking will be performed, and its reception will be indicated via Provider Primitive 13.
5. A received Asynchronous STATUS frame will be stored into the LMI channel buffer and its recep-
tion will be indicated via Provider Primitive 14.
6. An available transmit or receive buffer is not required for the MK50H28 automatic processing of
”LIV only” frames.
7. A STATUS ENQUIRY frame (Full or LIV only) received in User mode will be discarded and the
Discarded Frames Counter in Context Table entry 0 will be incremented.
4.4.2.2 Network Mode (Auto LMI Mode)
The following procedure should be followed for establishing a link.
1. Make sure that the ACTIVE bit in the ALT is set for the LMI channel.
2. Issue the Auto LMI Primitive 7 with UPARM = 1 through CSR1 (write 5700H) to place the device
in Auto LMI Network Mode.
In Network Mode the MK50H28 will perform the following functions:
1. Automatically responds to STATUS ENQUIRY with Report Type of ”LIV Only” by transmitting a
STATUS frame with Report Type of ”LIV Only” along with restarting the nT2 timer.
2. When a STATUS ENQUIRY with Report Type of ”Full Status” is received, the device issues the
LMI Received primitive 13 (with PPARM=1) and expects the host to respond with an LMI Status
Request Primitive 11 with UPARM=0 (when ready to transmit the Full STATUS frame).
3. An available transmit or receive buffer is not required for the MK50H28 automatic processing of
”LIV only” frames.
4. Asynchronous STATUS frames may be transmitted by placing the data to be transmitted into the
appropriate buffer and issueing Primtive 11 with UPARM=2.
5. A STATUS frame (Full, LIV Only, or Asynchronous) received in Network mode will be discarded
and the Discarded Frames Counter in Context Table entry 0 will be incremented.
4.4.2.3 Bi-directional Procedures (Auto LMI Mode)
The following procedure should be followed to implement the Optional Bi-directional Procedures
1. Make sure that the ACTIVE bit in the ALT and TXRDY in the CT are set for the LMI channel.
2. Make sure that the Transmit Ring Pointer, Current Transmit Descriptor and address field informa-
tion in the CT is valid. This is necessary for transmission of Full STATUS frame.
3. Issue the Auto LMI Primitive with UPARM = 2 through CSR1 (write 6700H) to place the device in
Bi-directional Mode. In Bi-directional Mode the MK50H28 will transmit STATUS ENQUIRY
frames with one set of sequence numbers and use a separate set of sequence numbers to proc-
ess received STATUS ENQUIRY frames. STATUS frames will be sent with the separate set of
sequence numbers differing from those used in the processing of recived STATUS frames.
In Bi-directional Mode the MK50H28 will perform the following functions:
1. The MK50H28 supports this operation using separate User and Network sequence numbers and
N392 and N393 counters.
2. The MK50H28 transmits STATUS ENQUIRY messages with a User set of sequence numbers at
an interval determined by the nT1/T391 timer. The expected response is a STATUS frame with
corresponding sequence numbers.
MK50H28
46/64
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK50N512CLL100R | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| MK50X256CLL100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| MK50N512CLL100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| ML53812-2 | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP176 |
| ML54051 | FLASH MEMORY DRIVE CONTROLLER, PQFP120 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK50H28TQ25 | 功能描述:電信集成電路 MLL Controller 25MHz RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| MK50N512CLL100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK50N512CLQ100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK50N512CMC100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK50N512CMD100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。