參數(shù)資料
型號(hào): MK50H28Q25/XX
廠商: STMICROELECTRONICS
元件分類(lèi): 微控制器/微處理器
英文描述: 1 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQCC52
封裝: PLASTIC, LCC-52
文件頁(yè)數(shù): 1/64頁(yè)
文件大?。?/td> 429K
代理商: MK50H28Q25/XX
MK50H28
MULTI LOGICAL LINK
FRAME RELAY CONTROLLER
SECTION 1 - FEATURES
Based on ITU Q.933 Annex A and T1.617 An-
nex D Standards for Frame Relay Service and
Additional Pocedures for Permanent Virtual
Circuits(PVCs).
Optional Transparent Mode (no LMI Protocol
Processing - all frame data received).
Local Management Link Protocol with optional
Bi-directional message processing.
Detects and indicates service-affecting errors
in the timing or content of events.
Programmable
Timers/Counters: nT1/T391,
nT2/T392, nN1/N391, nN2/N392, nN3/N393
and dN1 for the LMI/LIV channel.
Provides Error Counters for the LMI channel
and Congestion Statistics for all the active
channels.
LMI/LIV Frames can be transmitted/received
on DLCI 0 or 1023.
Supports reception of up to 4 octets of address
field with a maximum of 8192 active channels
or DLCIs (Data Link Connection Identifiers)
Priority DLCI scheme for channels requiring
higher rate of service.
Buffer Management includes:
- Initialization Block
- Address Look Up Table
- Context Table
- Separate Receive and Transmit Rings of vari-
able size for each active channel
On chip DMA control with programmable burst
length.
Handles all HDLC frame formatting:
- Zero bit insertion and deletion
- FCS (CRC) generation and detection
- Frame delimiting with flags
Programmable minimum frame spacing on
transmission (1-62 flags between frames).
Selectable FCS (CRC) of 16 or 32 bits.
Testing Facilities: Internal Loopback, Silent
Loopback, Clockless Loopback, and Self Test.
System clock rates up to 25 MHz.
CMOS process; Fully compatible with both 8
and 16 bit systems; All inputs and outputs are
TTL compatible.
Programmable for full or half duplex operation.
Pin-for-pin compatible and architecturally the
same as the MK50H25 (X.25/LAPD) and
MK50H27 (CCS#7).
SECTION 2 - DESCRIPTION
The STMicroelectronics MK50H28 Multi-Logical
Link Communications Controller is a CMOS VLSI
device which provides link level data communica-
tions control for Frame Relay Applications on Per-
manent Virtual Circuits (PVCs). The MK50H28
will perform frame formating including: frame de-
limiting with flags, transparency (so-called ”bit-
stuffing”), plus FCS (CRC) generation and detec-
tion. It also supports Local Management Interface
(LMI) protocol with the ”O(jiān)ptional Bidirectional Pro-
cedures” (Annex D, T1.617 - 1991 and T1.617a-
1994).
One of the outstanding features of the MK50H28
is its buffer management which includes on-chip
dual channel DMA. This feature allows users to
receive and transmit multiple data frames at a
time. (A conventional serial communications con-
trol chip plus a separate DMA chip would handle
data for only a single block at a time.)
The
March 2000
DIP48
PLCC52
1/64
相關(guān)PDF資料
PDF描述
MK50N512CLL100R 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100
MK50X256CLL100 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100
MK50N512CLL100 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100
ML53812-2 SPECIALTY MICROPROCESSOR CIRCUIT, PQFP176
ML54051 FLASH MEMORY DRIVE CONTROLLER, PQFP120
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK50H28TQ25 功能描述:電信集成電路 MLL Controller 25MHz RoHS:否 制造商:STMicroelectronics 類(lèi)型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
MK50N512CLL100 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
MK50N512CLQ100 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
MK50N512CMC100 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
MK50N512CMD100 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz