參數(shù)資料
型號(hào): MB9AF312MPMC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP80
封裝: 0.50 MM PITCH, PLASTIC, LQFP-80
文件頁數(shù): 76/114頁
文件大?。?/td> 1357K
代理商: MB9AF312MPMC
ATmega48PA/88PA/168PA [DATASHEET]
9223F–AVR–04/14
64
14.
I/O-Ports
14.1
Overview
All AVR ports have true read-modify-write functionality when used as general digital I/O ports. This means that the direction
of one port pin can be changed without unintentionally changing the direction of any other pin with the SBI and CBI
instructions. The same applies when changing drive value (if configured as output) or enabling/disabling of pull-up resistors
(if configured as input). Each output buffer has symmetrical drive characteristics with both high sink and source capability.
The pin driver is strong enough to drive LED displays directly. All port pins have individually selectable pull-up resistors with
a supply-voltage invariant resistance. All I/O pins have protection diodes to both VCC and ground as indicated in
Figure 14-1. I/O Pin Equivalent Schematic
All registers and bit references in this section are written in general form. A lower case “x” represents the numbering letter for
the port, and a lower case “n” represents the bit number. However, when using the register or bit defines in a program, the
precise form must be used. For example, PORTB3 for bit no. 3 in Port B, here documented generally as PORTxn. The
physical I/O registers and bit locations are listed in Section 14.4 “Register Description” on page 79.
Three I/O memory address locations are allocated for each port, one each for the data register – PORTx, data direction
register – DDRx, and the port input pins – PINx. The port input pins I/O location is read only, while the data register and the
data direction register are read/write. However, writing a logic one to a bit in the PINx register, will result in a toggle in the
corresponding bit in the data register. In addition, the pull-up disable – PUD bit in MCUCR disables the pull-up function for all
pins in all ports when set.
Using the I/O port as general digital I/O is described in Section 14.2 “Ports as General Digital I/O” on page 65. Most port pins
are multiplexed with alternate functions for the peripheral features on the device. How each alternate function interferes with
the port pin is described in Section 14.3 “Alternate Port Functions” on page 69. Refer to the individual module sections for a
full description of the alternate functions.
Note that enabling the alternate function of some of the port pins does not affect the use of the other pins in the port as
general digital I/O.
Cpin
Rpu
Pxn
Logic
See Figure
”General Digital I/O”
for Details
相關(guān)PDF資料
PDF描述
MB9AF312LPMC 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP64
MB9AF311NPMC 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP100
MB9AF316NPMC RISC MICROCONTROLLER, PQFP100
MB9AF314NPMC RISC MICROCONTROLLER, PQFP100
MB9AF312NPF RISC MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB9AF314LAPMC1-G-JNE2 制造商:FUJITSU 功能描述:
MB9AF314LAPMC-G-JNE2 制造商:Fujitsu 功能描述:Bulk
MB9AF314LAQN-G-AVE2 功能描述:ARM? Cortex?-M3 FM3 MB9A310A Microcontroller IC 32-Bit 40MHz 256KB (256K x 8) FLASH 64-QFN Exposed Pad (9x9) 制造商:cypress semiconductor corp 系列:FM3 MB9A310A 包裝:托盤 零件狀態(tài):有效 核心處理器:ARM? Cortex?-M3 核心尺寸:32-位 速度:40MHz 連接性:CSIO,I2C,LIN,UART/USART,USB 外設(shè):DMA,LVD,POR,PWM,WDT I/O 數(shù):51 程序存儲(chǔ)容量:256KB(256K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 容量:- RAM 容量:32K x 8 電壓 - 電源(Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 9x12b 振蕩器類型:內(nèi)部 工作溫度:-40°C ~ 105°C(TA) 封裝/外殼:64-VFQFN 裸露焊盤 供應(yīng)商器件封裝:64-QFN 裸露焊盤(9x9) 標(biāo)準(zhǔn)包裝:260
MB9AF314LPMC1-ESE1 制造商:FUJITSU 功能描述:
MB9AF314LPMC1-GE1 制造商:FUJITSU 功能描述: