![](http://datasheet.mmic.net.cn/30000/M32196F8UFP_datasheet_2359476/M32196F8UFP_582.png)
12
SERIAL INTERFACE
12-26
32192/32195/32196 Group Hardware Manual
Rev.1.10 REJ09B0123-0110 Apr.06.07
Items
Baud rate
[bps]
Clock divider
divide value
[divided-by n]
BRG
set
value
Error
[%]
Actual baud rate
[bps]
Clock divider
divide value
[divided-by n]
BRG
set
value
Error
[%]
Actual baud rate
[bps]
300
32
103
0.16
300.48
32
129
0.16
300.48
600
32
51
0.16
600.96
32
64
0.16
600.96
1200
32
25
0.16
1201.92
8
129
0.16
1201.92
2400
32
12
0.16
2403.85
8
64
0.16
2403.85
4800
1
207
0.16
4807.69
8
32
-1.36
4734.85
9600
1
103
0.16
9615.38
1
129
0.16
9615.38
12500
1
79
0.00
12500.00
1
99
0.00
12500.00
14400
1
68
0.64
14492.75
1
86
-0.22
14367.82
19200
1
51
0.16
19230.77
1
64
0.16
19230.77
28800
1
34
-0.79
28571.43
1
42
0.94
29069.77
31250
1
31
0.00
31250.00
1
39
0.00
31250.00
38400
1
25
0.16
38461.54
1
32
-1.36
37878.79
57600
1
16
2.12
58823.53
1
21
-1.36
56818.18
62500
1
15
0.00
62500.00
1
19
0.00
62500.00
115200
1
8
-3.55
111111.11
1
10
-1.36
113636.36
125000
1
7
0.00
125000.00
1
9
0.00
125000.00
250000
1
3
0.00
250000.00
1
4
0.00
250000.00
500000
1
0.00
500000.00
1
2
-16.67
416666.67
625000
-
1
0.00
625000.00
1000000
1
0
0.00
1000000.00
-
1250000
-
--
10
0.00
1250000.00
Items
Baud rate
[bps]
Clock divider
divide value
[divided-by n]
BRG
set
value
Error
[%]
Actual baud rate
[bps]
Clock divider
divide value
[divided-by n]
BRG
set
value
Error
[%]
Actual baud rate
[bps]
300
256
25
0.16
300.48
256
32
-1.36
295.93
600
256
12
0.16
600.96
32
129
0.16
600.96
1200
32
51
0.16
1201.92
32
64
0.16
1201.92
2400
32
25
0.16
2403.85
8
129
0.16
2403.85
4800
32
12
0.16
4807.69
8
64
0.16
4807.69
9600
8
25
0.16
9615.38
8
32
-1.36
9469.70
12500
8
19
0.00
12500.00
1
199
0.00
12500.00
14400
1
138
-0.08
14388.49
1
173
-0.22
14367.82
19200
1
103
0.16
19230.77
1
129
0.16
19230.77
28800
1
68
0.64
28985.51
1
86
-0.22
28735.63
31250
1
63
0.00
31250.00
1
79
0.00
31250.00
38400
1
51
0.16
38461.54
1
64
0.16
38461.54
57600
1
34
-0.79
57142.86
1
42
0.94
58139.53
62500
1
31
0.00
62500.00
1
39
0.00
62500.00
115200
1
16
2.12
117647.06
1
21
-1.36
113636.36
125000
1
15
0.00
125000.00
1
19
0.00
125000.00
250000
1
7
0.00
250000.00
1
9
0.00
250000.00
500000
1
3
0.00
500000.00
1
4
0.00
500000.00
625000
-
1
3
0.00
625000.00
1000000
1
0.00
1000000.00
-
1250000
-
1
0.00
1250000.00
2000000
1
0
0.00
2000000.00
-
2500000
-
--
10
0.00
2500000.00
When clock divider count source = 16MHz
When clock divider count source = 20MHz
When clock divider count source = 32MHz
When clock divider count source = 40MHz
Table 12.2.2 Example Settings of the SIO Baud Rate Register (UART Mode) (1/2)
Notes: This does not mean that the communication at the above baud rates is guaranteed. Careful consideration and
inspection under your environment are required before use.
Select clock divider count source in SELCLK bit of SIOn special mode register (SnSMOD).
Select divide-by value of clock divider in the CDIV bit of SIOn transmit control register (SnTCNT).
Set BRG set value in the SIOn baud rate register (SnBAUR).
Table 12.2.2 Example Settings of the SIO Baud Rate Register (UART Mode) (2/2)
Notes: This does not mean that the communication at the above baud rates is guaranteed. Careful consideration and
inspection under your environment are required before use.
Select clock divider count source in SELCLK bit of SIOn special mode register (SnSMOD).
Select divide-by value of clock divider in the CDIV bit of SIOn transmit control register (SnTCNT).
Set BRG set value in the SIOn baud rate register (SnBAUR).
12.2 Serial Interface Related Registers