參數(shù)資料
型號: AD9992BBCZRL
廠商: ANALOG DEVICES INC
元件分類: 消費家電
英文描述: 12-Bit CCD Signal Processor with Precision Timing Generator
中文描述: SPECIALTY CONSUMER CIRCUIT, PBGA105
封裝: 8 X 8 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-225, CSPBGA-105
文件頁數(shù): 48/92頁
文件大?。?/td> 718K
代理商: AD9992BBCZRL
AD9992
Read After Exposure
To read the CCD data after exposure, the SG should resume
normal activity while the SUBCK remains null. By default, the
AD9992 generates the VSG pulses in every field. When only a
single exposure and a single frame read is desired, such as is the
case in the preview mode, the VSG and SUBCK pulses can
operate in every field.
Rev. 0 | Page 48 of 92
Other applications require that a greater number of frames are
read, in which case SUBCK must be masked until the readout is
finished. The SUBCKMASK_NUM register specifies the total
number of fields (exposure and read) to mask SUBCK. A 2-field
CCD frame read mode typically requires two additional fields of
SUBCK masking (SUBCKMASK_NUM = 2). A 3-field, 6-phase
CCD requires three additional fields of SUBCK masking after
the read begins (SUBCKMASK_NUM = 3).
Note that the SUBCKMASK_SKIP1 register setting allows
SUBCK pulses at the beginning of the field of exposure.
Table 20. SUBCK and Exposure/Read Register Parameters
Register
Length
SGMASK_NUM
13b
SUBCKMASK_NUM
13b
SUBCKMASK_SKIP1
1b
SUBCKSTARTLINE
1
13b
Range
0 to 8191 no. of fields
0 to 8191 no. of fields
On/off
0, 2 to 8191 line location
Description
Exposure duration (number of fields to suppress VSG) for LS operation.
Exposure plus readout duration (number of fields to suppress SUBCK) for LS.
Suppress SG/SUBCK masks for one field (default = 0). Typically set to 1.
Line location to start the SUBCK pulses, relative to SGLINE location.
A value of 1 is invalid. See the SUBCK Start Line section.
Total number of SUBCKs per field, at 1 pulse per line. Must be <VDLEN.
Suppress the SG and allow SUBCK to finish at SUBCKNUM.
SUBCK Toggle Position 1.
SUBCK Toggle Position 2.
SUBCK start polarity.
Hi-precision SUBCK Toggle Position 1. Selectable as SG or VD updated.
Hi-precision SUBCK Toggle Position 2. Selectable as SG or VD updated.
SUBCKNUM
1
SG_SUPPRESS
1
SUBCK_TOG1
SUBCK_TOG2
SUBCK_POL
SUBCKHP_TOG1
SUBCKHP_TOG2
1
Register is not VD updated but is updated at the start of the line after the sensor gate line.
13b
1b
13b
13b
1b
13b
13b
1 to 8191 no. of pulses
On/off
0 to 8191 pixel locations
0 to 8191 pixel locations
Low/high
0 to 8191 pixel locations
0 to 8191 pixel locations
相關PDF資料
PDF描述
AD9995KCP 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator
AD9995KCPRL 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator
AD9995 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator
ADA4000-2ARMZ-RL Low Cost, Precision JFET Input Operational Amplifiers
ADA4000-1 Low Cost, Precision JFET Input Operational Amplifiers
相關代理商/技術參數(shù)
參數(shù)描述
AD9993BBCZ 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:ADC,DAC 輸入類型:LVDS 輸出類型:LVDS 接口:SPI 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:196-LFBGA,CSPBGA 供應商器件封裝:196-CSPBGA(12x12) 標準包裝:1
AD9993BBCZRL 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):在售 類型:ADC,DAC 輸入類型:LVDS 輸出類型:LVDS 接口:SPI 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:196-LFBGA,CSPBGA 供應商器件封裝:196-CSPBGA(12x12) 標準包裝:1,500
AD9993-EBZ 功能描述:EVAL BOARD MXFE AD9993 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標準包裝:1
AD9994 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator
AD9994BCP 制造商:Analog Devices 功能描述:AFE GEN PURPOSE 12-BIT 64LFCSP - Bulk