參數(shù)資料
型號(hào): 56F8014
廠(chǎng)商: 飛思卡爾半導(dǎo)體(中國(guó))有限公司
英文描述: 16-bit Digital Signal Controllers
中文描述: 16位數(shù)字信號(hào)控制器
文件頁(yè)數(shù): 110/124頁(yè)
文件大?。?/td> 1878K
代理商: 56F8014
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)當(dāng)前第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
56F8014 Technical Data, Rev. 3
110
Freescale Semiconductor
Preliminary
10.15 Equivalent Circuit for ADC Inputs
Figure 10-17
illustrates the ADC input circuit during sample and hold. S1 and S2 are always open/closed
at the same time that S3 is closed/open. When S1/S2 are closed & S3 is open, one input of the sample and
hold circuit moves to (V
REFH
-V
REFL
)/2, while the other charges to the analog input voltage. When the
switches are flipped, the charge on C1 and C2 are averaged via S3, with the result that a single-ended
analog input is switched to a differential voltage centered about (V
REFH
-V
REFL
)/2. The switches switch
on every cycle of the ADC clock (open one-half ADC clock, closed one-half ADC clock). Note that there
are additional capacitances associated with the analog input pad, routing, etc., but these do not filter into
the S/H output voltage, as S1 provides isolation during the charge-sharing phase.
One aspect of this circuit is that there is an on-going input current, which is a function of the analog input
voltage, V
REF
and the ADC clock frequency.
Offset Voltage Internal Ref
V
OFFSET
+/- 8
+/- 15
mV
Gain Error (transfer gain)
E
GAIN
.99
1
1.01
Offset Voltage External Ref
V
OFFSET
+/- 3
TBD
mV
Signal-to-noise ratio
SNR
TBD
62 to 65.7
dB
Total Harmonic Distortion
THD
TBD
63 to 68
dB
Spurious Free Dynamic Range
SFDR
TBD
67 to 70.3
dB
Signal-to-noise plus distortion
SINAD
TBD
61 to 63.9
dB
Effective Number Of Bits
ENOB
9.1
9.6 to 10.4
Bits
1. All measurements were made at V
DD
= 3.3V, V
REFH
= 3.3V, and V
REFL
= ground
2. INL measured from V
IN
= V
REFL
to V
IN
= V
REFH
3. LSB = Least Significant Bit
4. INL measure from V
IN
= 0.1 V
REFH
to V
IN
= 0.9V
REFH
5. Includes power-up of ADC and V
REF
6. ADC clock cycles
7. The current that can be injected or sourced from an unselected ADC signal input without impacting the performance
of the ADC.
Table 10-19 ADC Parameters
1
(Continued)
Characteristic
Symbol
Min
Typ
Max
Unit
相關(guān)PDF資料
PDF描述
56F802 16-bit Digital Signal Controllers
57037 PNT MRKING LYT BLUE INK 1LTR
5703AY Single Digit LED Numeric Display
5301AHR Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits
5301AP Single Digit LED Numeric Display
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
56F8014_07 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
56F8014_08 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
56F801E 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
56F801XBLUG 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
56F802 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers