- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359439 > VT82C586B (Electronic Theatre Controls, Inc.) PCI INTEGRATED PERIPHERAL CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | VT82C586B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | PCI INTEGRATED PERIPHERAL CONTROLLER |
| 中文描述： | 整合的周邊控制器的PCI |
| 文件頁數(shù)： | 12/69頁 |
| 文件大?。?/td> | 393K |
| 代理商： | VT82C586B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
9,$7HFKQRORJLHV,QF
VT82C586B
Revision 1.0
May 13, 1997
-6-
Pinouts
PCI Bus Interface
Signal Name
PCLK
FRAME#
Pin No.
2
181
I/O
I
B
Signal Description
PCI Clock.
PCLK provides timing for all transactions on the PCI Bus.
Frame.
Assertion indicates the address phase of a PCI transfer. Negation indicates
that one more data transfer is desired by the cycle initiator.
Address/Data Bus.
The standard PCI address and data lines. The address is driven
with FRAME# assertion and data is driven or received in following cycles.
AD[31:0]
204-199, 196-
195, 192-189,
187-185, 183,
172, 170-167,
165-163, 161-
158, 155-152
194, 182, 173,
162
180
179
176
178
B
C/BE[3:0]#
B
Command/Byte Enable.
The command is driven with FRAME# assertion. Byte
enables corresponding to supplied or requested data are driven on following clocks.
Initiator Ready.
Asserted when the initiator is ready for data transfer.
Target Ready.
Asserted when the target is ready for data transfer.
Stop.
Asserted by the target to request the master to stop the current transaction.
Device Select.
The VT82C586B asserts this signal to claim PCI transactions through
positive or subtractive decoding.
Parity.
A single parity bit is provided over AD[31:0] and C/BE[3:0]#.
System Error.
SERR# can be pulsed active by any PCI device that detects a system
error condition. Upon sampling SERR# active, the VT82C586B can be programmed
to generate an NMI to the CPU.
Initialization Device Select.
IDSEL is used as a chip select during configuration
read and write cycles.
PCI Interrupt Request
. These pins are typically connected to the PCI bus INTA#-
INTD# pins as follows:
PIRQA#
PIRQB#
PCI Slot 1
INTA#
INTB#
PCI Slot 2
INTB#
INTC#
PCI Slot 3
INTC#
INTD#
PCI Slot 4
INTD#
INTA#
PCI Request.
This signal goes to the North Bridge to request the PCI bus.
PCI Grant.
This signal is driven by the North Bridge to grant PCI access to the
VT82C586B.
IRDY#
TRDY#
STOP#
DEVSEL#
B
B
B
B
PAR
SERR#
174
175
B
I
IDSEL
193
I
PIRQA-D#
1, 207-205
I
PIRQC#
INTC#
INTD#
INTA#
INTB#
PIRQD#
INTD#
INTA#
INTB#
INTC#
PREQ#
PGNT#
151
150
O
I
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VT82C686A | PCI SUPER-I/O INTEGRATED PERIPHERAL CONTROLLER |
| vt82c693 | APOLLO PRO-PLUS |
| VT8371 | KX133 ATHLON NORTH BRIDGE |
| VT83A333 | |
| VT83A334 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VT82C596 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOBILE PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C596A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOBILE PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C596B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C598MVP | 制造商:Via Technologies Inc 功能描述:SYSTEM CONTROLLER, 476 Pin, BGA |
| VT82C686A | 制造商:VIA TECH 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。