![](http://datasheet.mmic.net.cn/370000/TLV320AIC34-1_datasheet_16742130/TLV320AIC34-1_86.png)
www.ti.com
TLV320AIC34
SLAS538A–OCTOBER 2007–REVISED NOVEMBER 2007
Page 0 / Register 99:
GPIO2_x Control Register
READ/
WRITE
R/W
RESET
VALUE
0000
BIT
DESCRIPTION
D7–D4
GPIO2_x Output Control
0000: GPIO2_x is disabled.
0001: Reserved. Do not write this sequence to these register bits.
0010: GPIO2_x output = jack/headset detect interrupt (interrupt polarity: active-high. Typical interrupt
duration: 1.75 ms)
0011: GPIO2_x = general-purpose input
0100: GPIO2_x = general-purpose output
0101–0111: GPIO2_x input = digital microphone input, data sampled on clock rising and falling edges
1000: GPIO2_x = bit clock for audio serial data bus (programmable as input or output)
1001: GPIO2_x output = headset detect OR button-press interrupt
1010: GPIO2_x output = headset detect OR button press OR short-circuit detect OR AGC noise-detect
interrupt
1011: GPIO2_x output = short-circuit detect OR AGC noise-detect interrupt
1100: GPIO2_x output = headset detect OR button press or short-circuit detect interrupt
1101: GPIO2_x output = short-circuit detect interrupt
1110: GPIO2_x output = AGC noise-detect interrupt
1111: GPIO2_x output = button-press/hookswitch interrupt
GPIO2_x General-Purpose Output Value
0: GPIO2_x_x outputs a logic-low level.
1: GPIO2_x outputs a logic-high level.
GPIO2_x General-Purpose Input Value
0: A logic-low level is input to GPIO2_x.
1: A logic-high level is input to GPIO2_x.
GPIO2_x Interrupt Duration Control
0: GPIO2_x interrupt occurs as a single active-high pulse of typical 2-ms duration.
1: GPIO2_x interrupt occurs as continuous pulses until the interrupt flags register (register 96) is read by
the host.
Reserved. Do not write to this register bit.
D3
R/W
0
D2
R
0
D1
R/W
0
D0
R
0
Page 0 / Register 100:
Additional GPIO Control Register A
READ/
WRITE
R/W
RESET
VALUE
00
BIT
DESCRIPTION
D7–D6
SDA Terminal Control
(1)
The SDA terminal hardware includes pulldown capability only (open-drain NMOS), so an external pullup
resistor is required when using this terminal, even in GPIO mode.
00: SDA terminal is not used as general-purpose I/O.
01: SDA terminal used as general-purpose input
10: SDA terminal used as general-purpose output
11: Reserved. Do not write this sequence to these register bits.
SDA General-Purpose Output Control
(1)
0: SDA driven to logic-low when used as general-purpose output
1: SDA driven to logic-high when used as general-purpose output (requires external pullup resistor)
SDA General-Purpose Input Value
(1)
0: SDA detects a logic-low when used as general-purpose input.
1: SDA is detects a logic-high when used as general-purpose input.
SCL Terminal Control
(1)
The SCL terminal hardware includes pulldown capability only (open-drain NMOS), so an external pullup
resistor is required when using this terminal, even in GPIO mode.
00: SCL terminal is not used as general-purpose I/O.
01: SCL terminal used as general-purpose input
10: SCL terminal used as general-purpose output
11: Reserved. Do not write this sequence to these register bits.
SCL General-Purpose Output Control
(1)
0: SCL driven to logic-low when used as general-purpose output
1: SCL driven to logic-high when used as general-purpose output (requires external pullup resistor)
SCL General-Purpose Input Value
(1)
0: SCL detects a logic-low when used as general-purpose input.
1: SCL detects a logic-high when used as general-purpose input.
D5
R/W
0
D4
R
0
D3–D2
R/W
00
D1
R/W
0
D0
R
0
(1)
The control bits in register 100 are only valid in SPI mode, when SELECT = 1.
86
Submit Documentation Feedback
Copyright 2007, Texas Instruments Incorporated
Product Folder Link(s):
TLV320AIC34