- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384010 > TLV320AIC34_1 (Texas Instruments, Inc.) FOUR-CHANNEL, LOW-POWER AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV320AIC34_1 |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | Codec |
| 英文描述： | FOUR-CHANNEL, LOW-POWER AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY |
| 中文描述： | 四通道，低功耗音頻編解碼器的便攜式音頻/電話 |
| 文件頁數(shù)： | 25/94頁 |
| 文件大?。?/td> | 905K |
| 代理商： | TLV320AIC34_1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
www.ti.com
I
2
C BUS DEBUG IN A GLITCHED SYSTEM
Occasionally, some systems may encounter noise or glitches on the I
2
C bus. In the unlikely event that this
affects bus performance, then it can be useful to use the I
2
C debug register. This feature terminates the I
2
C bus
error, allowing this I
2
C device and system to resume communications. The I
2
C bus error detector is enabled by
default. The TLV320AIC34 I
2
C error detector status can be read from page 0, register 107, bit D0. If desired, the
detector can be disabled by writing to page 0, register 107, bit D2.
DIGITAL AUDIO DATA SERIAL INTERFACE
Audio data is transferred between host processor(s) and the TLV320AIC34 via the two digital audio data serial
interfaces. The two data serial interfaces on this device are identical and very flexible, supporting left- or
right-justified data options, support for I
2
S or PCM protocols, programmable data length options, a TDM mode for
multichannel operation, very flexible master/slave configurability for each bus clock line, and the ability to
communicate directly with multiple devices within a system.
Audio Serial Data Bus
DOUT_x
DIN_x
BCLK_x
WCLK_x
GPIO2_x
GPIO1_x
B0233-01
TLV320AIC34
SLAS538A–OCTOBER 2007–REVISED NOVEMBER 2007
Similarly, in the case of an I
2
C register read, after the device has sent out the 8-bit data from the addressed
register, if the master issues an ACKNOWLEDGE, the slave takes over control of the SDA bus and transmits for
the next 8 clocks the data of the next incremental register. Note that incremental read/write operation does not
continue past a page boundary. The user should not attempt to read/write past the end of a page, because this
may result in undesirable operation.
A key characteristic of the TLV320AIC34 is its ability for separate data converters to operate at different sampling
rates simultaneously. This requires use of the two data busses at different rates at the same time, which is fully
supported by this device. In addition, the two data busses can operate at the same time with different data
transfer format configurations. This is useful, for example, in a cellular handset application, where the A-channel
data bus can communicate with a Bluetooth transceiver device using PCM format at an 8-ksps sampling rate,
transferring mono or stereo data with A-channel mono or stereo ADCs and DACs. At the same time, the B
channel data bus can be communicating with a multimedia applications processor in I
2
S format at a 44.1-ksps
sampling rate, transferring mono or stereo data with B-channel mono or stereo ADCs or DACs.
Each data serial interface also can use two sets of terminals for clock communication between external devices,
with the particular terminals used being controlled through register programming. This configuration is shown in
Figure 19
for the A interface, with the B interface having identical flexibility. The TLV320AIC34 provides
independent control over both the formats and clock mux configurations of the two interfaces, so the two busses
can be configured differently from each other.
Figure 19. Internal Multiplex Capability on Each I
2
S Bus, Enabling Communication
With Multiple External Devices
Copyright 2007, Texas Instruments Incorporated
Submit Documentation Feedback
25
Product Folder Link(s):
TLV320AIC34
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV3701CDBV | FAMILY OF NANOPOWER PUSH-PULL OUTPUT COMPARATORS |
| TLV3701IDBV | FAMILY OF NANOPOWER PUSH-PULL OUTPUT COMPARATORS |
| TLV5510INS | 2.7-V TO 3.6-V 8-BIT HIGH-SPEED ANALOG-TO-DIGITAL CONVERTER |
| TLV5535PW | 8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER |
| TLV5580DW | 8-BIT, 80 MSPS LOW-POWER A/D CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320AIC34EVM-K | 功能描述:音頻 IC 開發(fā)工具 TLV320AIC34EVM-K Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V |
| TLV320AIC34IZAS | 功能描述:接口—CODEC Low-Pwr 4-channel CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC34IZASR | 功能描述:接口—CODEC Low-Pwr 4-channel CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC36 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low Power Stereo Audio Codec With Embedded miniDSP |
| TLV320AIC36EVM-K | 功能描述:音頻 IC 開發(fā)工具 TLV320AIC36 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。