![](http://datasheet.mmic.net.cn/370000/STDL130_datasheet_16733657/STDL130_765.png)
STDL130
5-158
Samsung ASIC
CAM_HDL
High-Density Single-Port Synchronous Binary CAM
Logic Symbol
Function Description
CAM_HDL is a single-port synchronous binary CAM which is provided as a compiler. CAM_HDL is intended
for use in high-density applications. On the rising edge of CK, the write cycle is initiated when WEN is low
and CSN is low and CEN and RN are high. The data on DI[] is written to the addressed CAM location and
VDI overwrites the valid bit associated with CAM entry with the state selected by A[], and DOUT[], VDO,
CAO[] and HIT remains stable during a normal write access cycle. On the rising edge of CK, the read cycle
begins when WEN is high and CSN is low and CEN and RN are high. The data at DOUT[] become valid
after a delay and VDO,during a normal read access cycle, reads back the valid bit associated with the A[]
selected by CAM entry. On the rising edge of CK, the compare cycle starts when CSN and CEN are low and
RN are high, All valid data entries in the CAM are simultaneously searched for the match pattern (CDI[])
defined by mask pattern(CMN[]). CDI[] bits are considered as matched bits at all times, if the corresponding
bits of the applied CMN[] are in low states. Each CAM entry can be excluded from the compare function by
setting the associated valid bit to a low state by the use of VDI. If one or more entries match with the masked
CMN[] pattern, HIT will be asserted and CAO[] will contain the lowest one of all matched addresses by the
built-in priority address encoder. While in standby mode that CSN is high, data stored in the memory is
retained and DOUT[], VDO, CAO[] and HIT remains stable. When OEN is high, DOUT[] and VDO are placed
in a high-impedance state. When AEN is high, CAO[] is placed in a high-impedance state. On the falling
edge of RN, all the valid-bits are invalidated and setted to low states, therefore all the entries are excluded
from CAM match function so no match can occur. A low state of RN inhibits all access, same as when CSN
is in a high state.
Features
Suitable for high-density application
Separated data I/O
Synchronous operation
Duty-free clock cycle
Asynchronous tri-state output control
Latched inputs and outputs
Automatic power-down
Single cycle compare operation
Low noise output optimization
Global hit/miss
Built-in priority address encoder
Asynchronous reset control for all the valid-bits
Up to 32Kbits capacity
Up to 512 number of words
Up to 64 number of bit per word
CK
CSN
OEN
CEN
AEN
CMN[b-1:0]
DOUT[b-1:0]
cam_hdl_<w>x<b>m<y>
A[m-1:0]
DI[b-1:0]
VDI
CDI[b-1:0]
RN
1. Words(w) is the number of words.
2. Bpw(b) is the number of bits per word.
3. Ymux(y) is one of the column mux types.
4. m =
log
2
w
WEN
NOTES:
VDO
CAO[m-1:0]
HIT