![](http://datasheet.mmic.net.cn/370000/STDL130_datasheet_16733657/STDL130_48.png)
1.9 Power Dissipation
Introduction
STDL130
1-34
Samsung ASIC
Each term mentioned above is characterized by the following equations:
where,
N_1.8V_input is the number of 1.8V interface input buffers used,
N_2.5V_input is the number of 2.5V interface input buffers used,
N_3.3V_input is the number of 3.3V interface input buffers used,
N_total_input = N_1.8V_input + N_2.5V_input + N_3.3V_input,
N_1.8V_output is the number of 1.8V interface output buffers used,
N_2.5V_output is the number of 2.5V interface output buffers used,
N_3.3V_output is the number of 3.3V interface output buffers used,
N_1.8V_bi is the number of 1.8V interface bi-directional buffers used,
N_2.5V_bi is the number of 2.5V interface bi-directional buffers used,
N_3.3V_bi is the number of 3.3V interface bi-directional buffer used,
N_total_bi = N_1.8V_bi + N_2.5V_bi + N_3.3V_bi,
N_macro is the number of macro cells used,
G is total gate count of the design,
F is the operating frequency in MHz,
S is the estimated switching activity (typically 0.1 for internal logic and 0.5 for I/O),
S
out
is the output mode ratio of bi-directional buffers (typically 0.5),
C is the load capacitance in pF,
P is the characterized power for the i-th hard macro block (
μ
W/MHz)
P
AC_INPUT
[mW]
1.8
I
i_eq_p
F
100
i
×
×
2.5
+
i
N_1.8V_input
∑
×
I
j_eq_p
F
100
j
×
×
j
N_2.5V_input
∑
×
3.3
+
I
k_eq_p
F
100
--------- S
k
×
3.24
+
k
N_3.3V_input
∑
×
0.001 S
l
F
l
×
C
l_inload
×
(
)
l
N_total_input
∑
×
=
P
AC_OUTPUT
[mW]
1.8
I
i_eq_p
F
100
i
×
×
2.5
+
i
N_1.8V_output
∑
×
I
j_eq_p
F
100
j
×
×
+
j
N_2.5V_output
∑
×
=
3.3
I
k_eq_p
F
100
k
×
×
k
N_3.3V_output
∑
×
3.24
0.001 S
i
F
i
C
i_outload
×
×
(
)
i
N_1.8V_output
∑
×
+
+
6.25
0.001 S
j
F
j
C
j_outload
×
×
(
)
j
N_2.5V_output
∑
×
10.89
+
0.001 S
k
F
k
C
k_outload
×
×
(
)
k
N_3.3V_output
∑
×
P
AC_BI
[mW]
P
AC_BI_INPUT
×
1 S
out
–
(
)
P
AC_BI_OUTPUT
S
out
+
×
=
P
AC_BI_INPUT
[mW]
1.8
I
i_eq_p
F
100
i
×
×
i
N_1.8V_bi
∑
×
2.5
+
I
j_eq_p
F
100
j
×
×
j
N_2.5V_bi
∑
3.3
I
k_eq_p
F
100
k
×
×
3.24
+
k
N_3.3V_bi
∑
0.001 S
l
F
l
C
l_inload
×
×
(
)
l
N_total_bi
∑
×
×
+
×
=
P
AC_BI_OUTPUT
[mW]
1.8
I
i_eq_p
F
100
i
×
×
2.5
+
i
N_1.8V_bi
∑
×
I
j_eq_p
F
100
j
×
×
+
j
N_2.5V_bi
∑
×
=
3.3
I
k_eq_p
F
100
k
×
×
k
N_3.3V_bi
∑
×
3.24
0.001 S
i
F
i
C
i_outload
×
×
(
)
i
N_1.8V_bi
∑
×
+
+
6.25
0.001 S
j
F
j
C
j_outload
×
×
(
)
j
N_2.5V_bi
∑
×
10.89
+
0.001 S
k
F
k
C
k_outload
×
×
(
)
k
N_3.3V_bi
∑
×
P
AC_INTERNAL
[mW]
0.001
0.0741 S 0.0080
+
(
)
×
G F
0.001 P
i
F
i
×
(
)
i
N_macro
∑
+
×
=