![](http://datasheet.mmic.net.cn/370000/STDL130_datasheet_16733657/STDL130_694.png)
Samsung ASIC
5-87
STDL130
SPARAMBW_HDL
High-Density Single-Port Asynchronous Static RAM with Bit-Write
Parameter Description
SPARAMBW_HDL is the compiler that automatically generates symbol, netlist, timing model, power model
and layout according to the following parameters; Number of words(w), Number of bit per word(b), Column
mux(y) and Number of banks(ba).
Pin Descriptions
Pin Capacitance
Unit: [SL]
NOTE:
Each pin’s capacitance is exactly same regardless of available mux types for same bank.
Parameters
ba = 1
Ymux = 4
64
2048
16
128
4096
32
1
128
1
Ymux = 8
128
4096
32
256
8192
64
1
64
1
Ymux = 16
256
8192
64
512
16384
128
1
32
1
Ymux = 32
512
16384
128
1024
32768
256
1
16
1
Words(w)
Min
Max
Step
Min
Max
Step
Min
Max
Step
ba = 2
Bpw(b)
Name
CSN
I/O
Description
Chip Enable
Chip select input. The chip select signal acts as the memory enable signal for selec-
tions of multiple blocks. When CSN is high, the memory goes to stand-by (power
down) mode and no access to the memory can occur.
Conversely, if low, a read or write access can occur. When CSN falls, an access is ini-
tiated.
Write enable input. The write enable signal selects the type of memory access. The
high state for a read access and the low state for a write access. Upon the rising
edge of WEN, a write access completed and a read access initiated.
Bit-write enable input bus. Each bit of BWEN[] enables/disables the write operation of
corresponding data bit. BWEN[i] corresponds to DI[i] in bit-write. IF WEN and
BWEN[0] are low and BWEN[1] is high, DI[0] is written into the memory location
specified on A[], but DI[1] is not written.
Output enable input. The output enable signal controls the output drivers from driven
to tri-state condition unconditionally.
WEN
Read/Write
Enable
BWEN[ ]
Bit-Write
Enable
OEN
Data Output
Enable
Address
A [ ]
Address input bus. A[] should be stable when WEN is low. The address selects the
location to be accessed. When the address changes, the transition is detected and
the internal clock pulse is generated.
Data input bus. The data input is written to the accessed location when
WEN is low.
Data output bus. The data output is data stored in the accessed location during a
read access. Data output driver has tri-state logic. When OEN is low, the driver drives
a certain value. Otherwise, data output keeps Hi-Z state. During a write access, data
on DOUT is predictable.
DI [ ]
Data Input
DOUT [ ]
Data Output
CSN
4.4212
WEN
4.2154
BWEN
3.3665
OEN
4.2154
A
DI
DOUT
17.6453
4.2154
3.3665