參數(shù)資料
型號(hào)： ST7285C
廠商： 意法半導(dǎo)體
英文描述： 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
中文描述： 8位微控制器48,000鐵路發(fā)展策略光盤，3K內(nèi)存，ADC，兩個(gè)定時(shí)器，2個(gè)SPI，I2C和脊髓損傷接口
文件頁(yè)數(shù)： 53/117頁(yè)
文件大小： 748K
代理商： ST7285C
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)當(dāng)前第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)
53/117
ST7285C
SERIAL PERIPHERAL INTERFACE
(Cont’d)
4.4.9Serial Peripheral Data I/O Register (SPDR)
Address: see Memory Map
Reset Value: XXh
—
Read/Write
The Serial Peripheral Data I/O Register is used to
transmit and receive data on the serial bus. Only a
write to this register will initiate transmission/re-
ception of another byte and this will only occur in
the Master device. A Slave device writing to its
data I/O register will not initiate a transmission. Af-
ter having transmitted a byte of data, the SPIF sta-
tus bit is set in both the Master and Slave devices.
A write or read of the Serial Peripheral Data I/O
Register, after accessing the Serial Peripheral
Status Register with SPIF set, will clear SPIF.
During the clock cycle the SPIF bit is being set, a
copy of the received data byte in the shift register
is being moved to a buffer. When the user reads
the Serial Peripheral Data I/O Register, the buffer
is actually being read. During an overrun condi-
tion, when the Master device has sent several
bytes of data and the Slave device has not inter-
nally responded to clear the first SPIF, only the
first byte is contained in the receive buffer of the
Slave device; all others are lost. The user may
read the buffer at any time. The first SPIF must be
cleared by the time a second transfer of data from
the shift register to the read buffer is initiated, oth-
erwise an overrun condition will exist.
A write to the Serial Peripheral Data I/O Register is
not buffered, and data is placed directly in the shift
register for transmission.
The ability to access the Serial Peripheral Data I/O
Register is limited when a transmission is taking
place. Please refer to the description of the WCOL
and SPIF status bits inorder to fully appreciate the
rules governing the use of the Serial Peripheral
Data I/O Register.
4.4.10
Configurations
There are two types of SPI systems, single Master
and Multimaster.
A typical Single Master system may be configured,
using one MCU as the Master and four others as
Slaves. The MOSI, MISO and SCK pins are all
wired to equivalent pins on each device. The Mas-
ter device generates the SCK clock, whereas the
Slave devices all receive it. Since the MCU Master
device is the bus Master, it internally controls the
function of its MOSI and MISO lines, thus writing
data to the Slave devices on the MOSI and read-
ing data from the Slave devices on the MISO lines.
The Master device selects the individual Slave de-
vices by using four pins of a parallel port to control
the four SS pins of the Slave devices. A Slave de-
vice is selected when the Master device pulls its
SS pin low. The SS pins are pulled high, thus dis-
abling the Slave devices during Reset, since the
Master device ports will be forced as inputs.
Note that Slave devices need not be enabled in a
mutually exclusive fashion, except in order to pre-
vent bus contention on the MISO lines. An exam-
ple of this is a write to several display drivers to
clear a display using a single I/O operation.
To ensure that proper data transmission takes
place between the Master device and a Slave de-
vice, the Master device may ask the Slave device
to respond by echoing a previously received data
byte (this data byte can be inverted, or at least be
different from the last one sent by the Master de-
vice). The Master device will always receive the
previous byte back from the Slave if all MISO and
MOSI lines are connected and the Slave has not
written its data I/O register. Other transmission se-
curity methods may be defined using ports as
handshake lines, or by means of data bytes con-
taining command fields.
A Multimaster system may also be configured by
the user. An exchange of Master control can be
implemented by adopting a handshake scheme
using the I/O ports, or by an exchange of code
messages via the Serial Peripheral Interface sys-
tem. The principal device controls are the MSTR
bit in the Serial Peripheral Control Register and
the MODF bit in the Serial Peripheral Status Reg-
ister.
Single
Master
And
Multimaster
7
0
X
X
X
X
X
X
X
X
相關(guān)PDF資料
PDF描述
ST72T85A5Q6 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
ST730C08L3 PHASE CONTROL THYRISTORS
ST730C08L3L PHASE CONTROL THYRISTORS
ST730C12L0 PHASE CONTROL THYRISTORS
ST730C12L0L PHASE CONTROL THYRISTORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST7-28B56 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級(jí)電壓額定值:115 V / 230 V 次級(jí)電壓額定值:12 V / 24 V 安裝風(fēng)格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長(zhǎng)度:2.5 in 寬度:2 in 高度:1.062 in
ST72A 制造商:DGS 功能描述:
ST72C104G1B6 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST72C104G1M1 制造商:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER - Bulk
ST72C104G1M6 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*