- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385871 > ST7285C (意法半導(dǎo)體) 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES PDF資料下載
參數(shù)資料
| 型號： | ST7285C |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES |
| 中文描述： | 8位微控制器48,000鐵路發(fā)展策略光盤，3K內(nèi)存，ADC，兩個定時器，2個SPI，I2C和脊髓損傷接口 |
| 文件頁數(shù)： | 39/117頁 |
| 文件大?。?/td> | 748K |
| 代理商： | ST7285C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁
39/117
ST7285C
16-BIT TIMER
(Cont’d)
4.3.4 Input Capture
The timer features two input capture registers and
an input capture interrupt enable bit.
The Input Capture Registers (ICR1 and ICR2)
each consist of two 8-bit registers: the most signif-
icant byte registers (ICHR1 and ICHR2), and the
least significant byte registers (ICLR1 and ICLR2).
In the following description, the variablei may rep-
resent 1 or 2.
ICRi is a read-only registers used to latch the val-
ue of the free running counter after a defined tran-
sition is sensed by the input capture edge detector
at pin ICAPi This transition is software program-
mable through the IEDGi bit of the Timer Control
Register (TCRi). When IEDGi is set, a rising edge
triggers the capture; when IEDGi is low, the cap-
ture is triggered by a falling edge.
When an input capture occurs, the ICFi flag in the
Timer Status Register (TSR) is set. An interrupt is
requested if the interrupt enable bit, ICIE, of TCR1
is set, provided the I bit of the CCR is reset. Other-
wise, the interrupt remains pending until both con-
ditions become true. It is cleared by reading the
TSR followed by a read or write of the LSB of ICR.
The result stored in ICRi is one more than the val-
ue of the free running counter on the rising edge of
the internal processor clock preceding the active
transition on the ICAPi pin (see Figure 5). This de-
lay is required for internal synchronization. There-
fore, the timing resolution of the input capture sys-
tem is one count of the free running counter, i.e. 2,
4 or 8 internal clock cycles, depending on the clock
control bits of TCR2.
The free running counter is transferred to ICR on
each proper signal transition regardless of wheth-
er the Input Capture Flag ICFi is set or cleared.
The ICRi always contains the free running counter
value which corresponds to the most recent input
capture.
After reading the MSB of ICRi, transfer of input
capture data is inhibited until the LSB is also read.
This implies that the minimum pulse period is de-
termined by the time required to respond to the in-
terrupt and to execute the service routine.
Reading ICLRi does not inhibit transfer of counter
data. The minimum pulse period is determined by
the time required to read the least significant byte
and to perform necessary actions. There is no
conflict between reading ICRi and the running
counter transfer, since they occur on opposite
clock edges as shown in Figure 5.
ICRi is undetermined on power-on, and is not af-
fected by an external Reset. Hardware circuitry
must provide protection against generating an un-
desired input capture when changing the edge
sensitivity option of the ICAPi pin by programming
the IEDGi bit.
During HALT mode, if at least one valid input cap-
ture edge occurs on the ICAPi pin, the input cap-
ture detection circuitry is armed. This does not set
any timer flags, and does not ”wake-up” the MCU.
If the MCU is awoken by an interrupt, the input
capture flag will be active, and data corresponding
to the first valid edge during HALT mode will be
present. If HALT mode is exited by a Reset, the in-
put capture detection circuitry is reset and thus,
any active edge that occurred during HALT mode
will be lost.
Figure 21. Input Capture Timing Diagram
FF01
FF02
FF03
FF03
CPU CLOCK
÷
2
CPU CLOCK
÷
4
CPU CLOCK
÷
8
INTERNAL CLOCK T10
INTERNAL CLOCK T11
COUNTER REGISTER
ICAPi PIN
ICAPi FLAG
ICAPi REGISTER
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST72T85A5Q6 | 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES |
| ST730C08L3 | PHASE CONTROL THYRISTORS |
| ST730C08L3L | PHASE CONTROL THYRISTORS |
| ST730C12L0 | PHASE CONTROL THYRISTORS |
| ST730C12L0L | PHASE CONTROL THYRISTORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST7-28B56 | 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級電壓額定值:115 V / 230 V 次級電壓額定值:12 V / 24 V 安裝風(fēng)格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in |
| ST72A | 制造商:DGS 功能描述: |
| ST72C104G1B6 | 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| ST72C104G1M1 | 制造商:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER - Bulk |
| ST72C104G1M6 | 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。