- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385871 > ST7285C (意法半導(dǎo)體) 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES PDF資料下載
參數(shù)資料
| 型號： | ST7285C |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES |
| 中文描述： | 8位微控制器48,000鐵路發(fā)展策略光盤，3K內(nèi)存，ADC，兩個定時器，2個SPI，I2C和脊髓損傷接口 |
| 文件頁數(shù)： | 26/117頁 |
| 文件大小： | 748K |
| 代理商： | ST7285C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁
26/117
ST7285C
I/O PORTS
(Cont’d)
4.1.2.3 Operating Modes
All I/O pins may be configured as inputs or outputs
by programming the corresponding bits of the DR,
DDR, OR and PUR memory-mapped registers.
Table 6 illustrates the available operating modes.
During Reset, DR, DDR, OR and PUR are initial-
ized to a Low level.
Table 6. I/O Operating Modes
Note:
(1) This state can add static current consumption.
– Input Mode
In input mode, both the analog multiplexer and the
port buffer are switched to a high impedance state.
To avoid ringing with slowly rising or falling input
signals and to increase noise immunity, the inputs
are equipped with Schmitt-triggers.
The state of the pin is readable through the Data
Register. The pin state is read directly from the
Schmitt Trigger’s output and not from the Data
Register.
There are four different input modes, as illustrated
in Table 6.
Note
: Pull-up and pull-down devices are not imple-
mented by means of linear resistors, but by means
of resistive transistors.
– Interrupt function
The interrupt signals of all activated bits are
NANDed together, so that whenever at least one
of the activated inputs goes low, the port’s com-
mon interrupt output will go high in order to acti-
vate the CPU interrupt input.
– Output Mode
In output mode, the port output buffer is activated
and drives the output according to the content of
the data register, DR. In this mode, the analog
multiplexer, when present, is switched to high im-
pedance and the interrupt is disabled.
Data written to the DR is directly copied to the out-
put pins. A read operation of DR will be directly
performed from the DR register, so that the output
data stored in DR is readable, regardless of the
logic levels at the output pin due to output loading.
There are three different output modes for the
standard I/O pins as illustrated inTable 6.
– Alternate function
Alternate functions take priority over standard I/O
programming; if a peripheral needs to use a pad,
the alternate function is automatically activated.
The signal from the peripheral is output to the pad
(automatically configured in this case in push-pull
or open drain modes without pull-up and pull-
down), and controlled directly by the peripheral.
The signal to be input to the peripheral from the
pad is taken after the schmitt trigger and is control-
led directly by the peripheral. In this case, the pin’s
state is readable as in Input Mode by addressing
the Data Register and by configuring the PAD in
Input Mode (DDR=0).
– Analog Input Mode
In analog input mode (activated by the ADC), the
analog multiplexer is activated and switches the
analog voltage present on the selected pin (pins
PA0 to PA7) to the common analog rail. The com-
mon analog rail is connected to the Analog to Dig-
ital converter (see Section4.6) input. It is not rec-
ommended to change the voltage level or loading
on any port pin while conversion is in progress.
Furthermore it is not recommended to have clock-
ing pins located close to a selected analog pad.
WARNING
: Before activating the Analog Input
Mode, the I/O state must be set to:
INPUT, NO PULL-UP, NO INTERRUPT
(DDR = 0, OR = 0, PUR = 1)
The alternate function must not be activated as
long as the pad is configured as Input with Inter-
rupt, in order to avoid generating spurious inter-
rupts.
Analog input mode is only implemented for pins
PA0 to PA7. The analog input voltage level must
be within the limits stated in the Absolute Maxi-
mum Ratings.
DDR
0
0
0
0
1
1
1
OR
0
0
1
1
0
0
1
PUR
0
1
0
1
0
1
0
Mode
input
input
input
input
output
output
output
Option
pull-up, no interrupt
no pull-up, no interrupt
pull-up, interrupt
pull-down, no interrupt
open-drain, pull-up
open-drain, no pull-up
RESERVED
(1)
push-pull, nopull-up, no
pull-down
1
1
1
output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST72T85A5Q6 | 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES |
| ST730C08L3 | PHASE CONTROL THYRISTORS |
| ST730C08L3L | PHASE CONTROL THYRISTORS |
| ST730C12L0 | PHASE CONTROL THYRISTORS |
| ST730C12L0L | PHASE CONTROL THYRISTORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST7-28B56 | 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級電壓額定值:115 V / 230 V 次級電壓額定值:12 V / 24 V 安裝風(fēng)格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in |
| ST72A | 制造商:DGS 功能描述: |
| ST72C104G1B6 | 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| ST72C104G1M1 | 制造商:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER - Bulk |
| ST72C104G1M6 | 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。