參數(shù)資料
型號(hào)： ST7285C
廠商： 意法半導(dǎo)體
英文描述： 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
中文描述： 8位微控制器48,000鐵路發(fā)展策略光盤(pán)，3K內(nèi)存，ADC，兩個(gè)定時(shí)器，2個(gè)SPI，I2C和脊髓損傷接口
文件頁(yè)數(shù)： 43/117頁(yè)
文件大?。?/td> 748K
代理商： ST7285C
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)當(dāng)前第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)
43/117
ST7285C
16-BIT TIMER
(Cont’d)
4.3.6 Timer Registers
As can be seen from the Memory Map, each Timer
is associated with three control and status regis-
ters which are described in detail below, as well as
with six pairs of data registers (16-bit values) relat-
ing to the two input captures, the two output com-
pares, the counter and the alternate counter.
These six pairs of data registers are self-explana-
tory and need no further description.
TIMER CONTROL REGISTER 1 (TCR1)
Address: see Memory Map
Reset Value: 0000 0000b
—
Read/Write
Bit 7 =
ICIE
Input Capture Interrupt Enable
If ICIE is set, a timer interrupt is enabled whenever
the ICF1 or ICF2 status flags of TSR are set. If the
ICIE bit is cleared, the interrupt is inhibited.
Bit 6 =
OCIE
Output Compare Interrupt Enable
If OCIE is set, a timer interrupt is enabled whenev-
er the OCF1 or OCF2 status flags of TSR are set.
If the OCIE bit is cleared, the interrupt is inhibited.
Bit 5 =
TOIE
Timer Overflow Interrupt Enable
If TOIE is set, a timer interrupt is enable whenever
the TOF status flag of TSR is set. If the TOIE bit is
cleared, the interrupt is inhibited.
Bit 4 =
FOLV2
Forced Output Compare 2
When written to 1, FOLV2 forces OLVL2 to be
copied to the OCMP2 pin. FOLV2 has no effect
otherwise. It can only be reset by a system reset.
Bit 3 =
FOLV1
Forced Output Compare 1
When written to 1, FOLV1 forces OLVL1 to be
copied to the OCMP1 pin. FOLV1 has no effect
otherwise. It can only be reset by a System Reset.
Bit 2 =
OLVL2
Output Level 2
The OLVL2 bit is copied to the OCMP2 pin when-
ever a successful comparison occurs at OCR2.
Bit 1 =
IEDG1
Input Edge 1
The value of IEDG1 determines which type of level
transition on pin ICAP1 will trigger a free running
counter transfer to theICR1. When IEDG1 is set, a
rising edge triggers the capture, and when it is re-
set, a falling edge does.
Bit 0 =
OLVL1
Output Level 1
The OLVL1 bit is copied to the OCMP1 pin when-
ever a successful comparison occurs at OCR1.
TIMER CONTROL REGISTER 2 (TCR2)
Address: see Memory Map
Reset Value: 0000 0000b
—
Read/Write
Bit 7 =
OC1E
Output Compare 1 Enable
If OC1E is set, the Output Compare 1 pin
(OCMP1) is dedicated to the output compare 1 ca-
pability of the timer. If OC1E is reset, this pin is a
general use I/O pin.
Bit 6 =
OC2E
Output Compare 2 Enable
If OC2E is set, the output compare 2 pin (OCMP2)
is dedicated the output compare 2 capability of the
timer. If OC2E is reset, this is a general I/O pin.
Bit 5 =
OPM
One Pulse Mode
If OPM is set, the input pin ICAP1 is usable to trig-
ger one pulse on the output pin OCMP1; the active
transition on ICAP1 is given by the state of IEDG1.
The length of the generated pulse depends on the
the contents of OCR1.
Bit 4 =
PWM
Pulse Width Modulation
If PWM is set, the output pin OCMP1 outputs a
programmable cyclicsignal; the length of the pulse
depends on the value of OCR1; the period de-
pends on the value of OCR2.
Bit 3, 2 =
CC1-CC0
Clock Control
00: the internal clock is divided by 4
01: the internal clock is divided by 2
10: the internal clock is divided by 8
11: the external clock is selected as shown
in the Block Diagram.
Bit 1 =
IEDG2
Input Edge 2
The value of IEDG2 determines which level transi-
tion on pin ICAP2 will trigger the free running
counter transfer to the ICR2. When IEDG2 is high,
a rising edge triggers the capture since when low,
a falling edge does.
Bit 0 =
EXEDG
External Clock Edge
The status of EXEDG determines which type of
level transition on the external clock pin EXCLK
will trigger the free running counter. When EXEDG
is set, the active transition is the rising edge; when
EXEDG is reset, the active transition is the falling
edge.
7
0
ICIE
OCIE
TOIE FOLV2 FOLV1 OLVL2 IEDG1 OLVL1
7
0
OC1E
OC2E
OPM
PWM
CC1
CC0
IEDG2
EXEDG
相關(guān)PDF資料
PDF描述
ST72T85A5Q6 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
ST730C08L3 PHASE CONTROL THYRISTORS
ST730C08L3L PHASE CONTROL THYRISTORS
ST730C12L0 PHASE CONTROL THYRISTORS
ST730C12L0L PHASE CONTROL THYRISTORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST7-28B56 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級(jí)電壓額定值:115 V / 230 V 次級(jí)電壓額定值:12 V / 24 V 安裝風(fēng)格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長(zhǎng)度:2.5 in 寬度:2 in 高度:1.062 in
ST72A 制造商:DGS 功能描述:
ST72C104G1B6 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線(xiàn)寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST72C104G1M1 制造商:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER - Bulk
ST72C104G1M6 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線(xiàn)寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*