- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385871 > ST7285C (意法半導(dǎo)體) 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES PDF資料下載
參數(shù)資料
| 型號(hào)： | ST7285C |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES |
| 中文描述： | 8位微控制器48,000鐵路發(fā)展策略光盤，3K內(nèi)存，ADC，兩個(gè)定時(shí)器，2個(gè)SPI，I2C和脊髓損傷接口 |
| 文件頁數(shù)： | 48/117頁 |
| 文件大?。?/td> | 748K |
| 代理商： | ST7285C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁
48/117
ST7285C
SERIAL PERIPHERAL INTERFACE
(Cont’d)
4.4.6.1 Slave Select (SS)
The Slave select (SS) pin receives an active-low
signal which is generated by the Master device, in
order to enable Slave devices to accept data.
To ensure that data will be accepted by a Slave
device, theSS line must be at a logic lowlevel prior
to the occurence of SCK (system clock), and must
remain low until after the last (eighth) SCK cycle.
Figure 28illustrates the relationship between SCK
and the data for two different level combinations of
CPHA, when SS is pulled low. These are :
– a) CPHA = 1 or 0, the first bit of data is applied
to the MISO line for transfer, and,
– b) when CPHA = 0 the Slave device is prevented
from writing to its data register. For further infor-
mation on the effect theSS input and the CPHA
have on the I/O data register, refer to the WCL
status flag in the ”Serial Peripheral Status Regis-
ter description”. A logic high level on theSS sig-
nal forces the MISO (Master In Slave Out) line to
the high-impedance state. Also, SCK and the
MOSI (Master Out Slave In) line are ignored by a
Slave device when itsSS signal is at a logic high
level.
When a device is a Master, it constantly monitors
its SS signal input for the presence of a logic low
level. The Master device will become a Slave de-
vice any time itsSS signal input is detected as be-
ing at a logic low level. This ensures that only one
Master controls theSS line.
When the SS line is detected as being at a logic
low level, the Master clears the MSTR control bit
(Serial Peripheral Control Register). Also, control
bit SPE in the Serial Peripheral Control Register is
cleared, causing the Serial Peripheral Interface
(SPI) to be disabled (SPI alternate function pins
become inputs). The MODF flag bit in the Serial
Peripheral Status Register is also set to indicate to
the Master device that another device is attempt-
ing to become a Master. Two devices attempting
to be outputs are normally the result of a software
error. However, the user system can be configured
in such manner as to contain a default Master
which would automatically ”take-over” and restart
the system.
4.4.6.2 Serial Clock (SCK)
The Serial Clock is used to synchronize the move-
ment of data both in and out of the device via its
MOSI and MISO pins. The Master and Slave de-
vices are capable of exchanging a data byte of in-
formation during a sequence of eight clock pulses.
Since the SCK is generated by the Master device,
the SCK line becomes an input on all Slave devic-
es and synchronizes Slave data transfer. The type
of clock and its relationship to data are controlled
by the CPOL and CPHA bits in the Serial Peripher-
al Control Register.
The Master device generates the SCK through a
circuit driven by the internal processor clock. Two
bits (SPR0 and SPR1) in the Serial Peripheral
Control Register of the Master device select the
clock rate. The Master device uses the SCK to
latch incoming Slave device data on the MISO line
and shifts out data to the Slave device on the
MOSI line. Both Master and Slave devices must
be operated in the same timing mode as defined
by the CPOL and CPHA bits in the Serial Peripher-
al Control Register.
In the Slave device, SPR0 and SPR1 have no ef-
fect on the operation of the Serial Peripheral Inter-
face.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST72T85A5Q6 | 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES |
| ST730C08L3 | PHASE CONTROL THYRISTORS |
| ST730C08L3L | PHASE CONTROL THYRISTORS |
| ST730C12L0 | PHASE CONTROL THYRISTORS |
| ST730C12L0L | PHASE CONTROL THYRISTORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST7-28B56 | 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級(jí)電壓額定值:115 V / 230 V 次級(jí)電壓額定值:12 V / 24 V 安裝風(fēng)格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in |
| ST72A | 制造商:DGS 功能描述: |
| ST72C104G1B6 | 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| ST72C104G1M1 | 制造商:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER - Bulk |
| ST72C104G1M6 | 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。