參數(shù)資料
型號(hào): ST62E30BF1
英文描述: MICROCONTROLLER|8-BIT|ST6200 CPU|CMOS|DIP|28PIN|CERAMIC
中文描述: 單片機(jī)| 8位| ST6200的CPU |的CMOS |雙酯| 28腳|陶瓷
文件頁數(shù): 12/86頁
文件大?。?/td> 531K
代理商: ST62E30BF1
12/86
ST62T30B ST62E30B
MEMORY MAP
(Cont’d)
1.3.6
Data
(DRBR)
Address: CBh
RAM/EEPROM
Bank
Register
Write only
Bit 7-5 = These bits are not used
Bit 4 -
DRBR4
. This bit, when set, selects RAM
Page 2.
Bit 3 -
DRBR3
. This bit, when set, selects RAM
Page 1.
Bit2. This bit is not used.
Bit 1 -
DRBR1
. This bit, when set, selects
EEPROM Page 1.
Bit 0 -
DRBR0
. This bit, when set, selects
EEPROM Page 0.
The selection of the bankis madeby programming
the Data RAM Bank Switch register (DRBR regis-
ter) located at address CBh of the Data Space ac-
cording to Table 1. No more than one bank should
be set at a time.
The DRBR register can be addressed like a RAM
Data Space at the address CBh; nevertheless it is
a write only register that cannot be accessed with
single-bit operations.This register is used to select
the desired 64-byte RAM/EEPROM bank of the
Data Space. The number of banks has to be load-
ed in the DRBR register and the instruction has to
point to the selected location as if it was in bank 0
(from 00h address to 3Fh address).
This register is not cleared during the MCU initiali-
zation, therefore it must be written before the first
access to the Data Space bank region. Refer to
the Data Space description for additional informa-
tion. The DRBR register is not modified when an
interrupt or a subroutine occurs.
Notes
:
Care is required when handling the DRBR register
as it is write only. For this reason, it is not allowed
to change the DRBR contents while executing in-
terrupt service routine, as the service routine can-
not save and then restore its previous content. If it
is impossible to avoid the writing of this register in
interrupt service routine, an image of this register
must be saved in a RAM location, and each time
the program writes to DRBR it must write also to
the image register. The image register must be
written first, so if an interrupt occurs between the
two instructions the DRBR is not affected.
In DRBR Register, only 1 bit must be set. Other-
wise two or more pages are enabled in parallel,
producing errors.
Table 5. Data RAM Bank Register Set-up
7
0
-
-
-
DRBR4 DRBR3
-
DRBR1 DRBR0
DRBR
00
01
02
08
10h
other
ST62T30B/E30B
None
EEPROM Page 0
EEPROM Page 1
RAM Page 1
RAM Page 2
Reserved
相關(guān)PDF資料
PDF描述
ST623X-KIT 8 MBIT (X8, BLOCK ERASE) FLASH MEMORY
ST62T32BB3 8-BIT MICROCONTROLLER
ST62T32BQ3 8-BIT MICROCONTROLLER
ST623X-DBE D/A Converter (D-A) IC; Resolution (Bits):24; Update Rate:192kSPS; No. of DACs:6; Data Interface:Serial; Package/Case:48-LQFP; Leaded Process Compatible:No; No. of Bits:24; No. of Channels:6; Operating Temp. Max:85 C RoHS Compliant: Yes
ST623X-EMU2 REAL TIME EMULATION DEVELOPMENT TOOLS FOR ST6 MCU FAMILY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST62E32 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:EPROM PROGRAMMING BOARDS FOR ST62 MCU FAMILY
ST62E32B 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, 16-BIT AUTO-RELOAD TIMER, EEPROM, SPI AND UART
ST62E32BF1 功能描述:8位微控制器 -MCU UV EPROM 8K SPI/UART RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST62E35B 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, 16-BIT AUTO-RELOAD TIMER, EEPROM, SPI AND UART
ST62E35BG1 功能描述:8位微控制器 -MCU UV EPROM 8K RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT