參數(shù)資料
型號： SII3512ECTU128
元件分類： 總線控制器
英文描述： PCI BUS CONTROLLER, PQFP128
封裝： LEAD FREE, TQFP-128
文件頁數(shù)： 84/132頁
文件大?。?/td> 3011K
代理商： SII3512ECTU128
SiI3512 PCI to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
DS-0102-D01
2007-2010 Silicon Image, Inc. All rights reserved.
47
CONFIDENTIAL
PCI Bus Master – IDE1
Address Offset: 0x08
Access Type: Read/Write
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Reserved
P
B
M
S
im
p
le
x
P
B
M
DM
A
Cap
1
P
B
M
DM
A
Cap
0
Re
se
rve
d
IDE
1
DM
A
Com
p
P
B
M
E
rr
or
P
B
M
Ac
tive
Reserved
P
B
M
Rd
-Wr
Re
se
rve
d
P
B
M
E
n
ab
le
This register defines the PCI bus master register for IDE Channel #1 in the SiI3512 controller. See PCI Bus Master –
IDE1 section on page 52 for bit definitions.
PRD Table Address – IDE1
Address Offset: 0x0C
Access Type: Read/Write
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
PRD Table Address – IDE1
Re
se
rve
d
This register defines the PRD Table Address register for IDE Channel #1 in the SiI3512 controller. The register bits are
also mapped to PCI Configuration Space, Offset 0x7C and Base Address 5, Offset 0x0C. See PRD Table Address – IDE1
section on page 53 for bit definitions.
Internal Register Space – Base Address 5
These registers are 32 bits wide and define the internal operation of the SiI3512 controller. The access types are defined
as follows: R=read, W=write, and C=clearable by some write operation. Access to this register is through the PCI
Memory space. The Base Address 5 can be disabled by setting input BA5_EN to low.
Table 22. SiI3512 Internal Register Space – Base Address 5
Address
Offset
Register Name
Access
Type
31
16
15
00
0x00
Reserved
PCI Bus Master
Status – IDE0
Software Data
PCI Bus Master
Command – IDE0
R/W
0x04
PRD Table Address – IDE0
R/W
0x08
Reserved
PCI Bus Master
Status – IDE1
Reserved
PCI Bus Master
Command – IDE1
R/W
0x0C
PRD Table Address – IDE1
R/W
0x10
PCI Bus Master
Status – IDE1
PCI Bus Master
Status2 – IDE0
Software Data
PCI Bus Master
Command2 – IDE0
R/W
0x14
Reserved
-
0x18
Reserved
PCI Bus Master
Status2 – IDE1
Reserved
PCI Bus Master
Command2 – IDE1
R/W
0x1C
Reserved
-
0x20
PRD Address – IDE0
R
0x24
PCI Bus Master Byte Count – IDE0
R
0x28
PRD Address – IDE1
R
0x2C
PCI Bus Master Byte Count – IDE1
R
0x30
Reserved
-
相關(guān)PDF資料
PDF描述
SII3531ACNU PCI BUS CONTROLLER, QCC48
SIO10N268-NU MULTIFUNCTION PERIPHERAL, PQFP128
SIS300 GRAPHICS PROCESSOR, PBGA365
SK12430PJT 800 MHz, OTHER CLOCK GENERATOR, PQCC28
SK12439PJ 800 MHz, OTHER CLOCK GENERATOR, PQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SII3531 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SteelVine⑩ Host Controller
SII3531A 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI Express to Serial ATA Controller
SII3531ACNU 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 48-Pin QFN EP
SII3611 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SATALink Device Bridge
SII3611CT80-1.5 制造商:SILICON IMAGE 功能描述:3611CT80-1.5
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*