- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383723 > OR3TP12-6BA352I Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-TSSOP, TUBE PDF資料下載
參數(shù)資料
| 型號(hào)： | OR3TP12-6BA352I |
| 英文描述： | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-TSSOP, TUBE |
| 中文描述： | 用戶可編程ASIC的特殊功能 |
| 文件頁數(shù)： | 41/128頁 |
| 文件大?。?/td> | 2450K |
| 代理商： | OR3TP12-6BA352I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Lucent Technologies Inc.
Lucent Technologies Inc.
41
Data Sheet
March 2000
ORCA OR3TP12 FPSC
Embedded Master/Target PCI Interface
PCI Bus Core Master Controller Detailed Description
(continued)
Example: Master Write, Burst Transaction
Figure 6 and Figure 7 show the timing of a Master write of four 32-bit data words, on the dual-port FPGA interface
and quad-port FPGA interface, respectively. In Figure 6, the command/address phase is initiated by the FPGA
application asserting Master address enable (
maenn
), while providing the Master command word on bus
datafmf-
pga
. On the next clock, the FPGA application provides the 32-bit address and ends the command/address phase
by asserting
mwlastcycn
.
To enter the data phase,
maenn
is deasserted,
mwdataenn
is asserted, and a valid 32-bit Dword of data provided
on bus
datafmfpga
. After the second write data word is provided,
ma_fulln
goes active indicating the Master will
be begin negotiating for the PCI bus (assuming
mwpcihold
is deaserted). The FPGA application continues to sup-
ply data (three 32-bit Dwords) on bus
datafmfpga
with
mwdataenn
asserted, while monitoring the
mw_fulln
flag.
To indicate the completion of the data phase,
mwlastcycn
is asserted, along with
mwdataenn
, during the final
data word.
For quad-port mode (Figure 7), the command/address and write data is transferred on the bus
mwdata
. The 18-bit
Master command will remain unchanged, but the 32-bit address will be split into two 16-bit components with the
LSB being transferred first. The command/address phase will require three clock cycles (with
maenn
asserted),
and
mwlastcycn
will be asserted on the final or MSB component of the address.
The quad-port data phase will also require additional clock cycles to transfer the four 32-bit write data word across
the bus
mwdata
. Similar to above, the data phase will be entered with the deassertion of
maenn
and assertion of
mwdataenn
.
mwlastcycn
will be deasserted for all write data words, except being asserted for the final 16-bit
MSB component.
Execution begins on the PCI bus, as shown in Figure 8, which shows the timing with an external Target. The trans-
action runs to normal completion. It is a typical PCI transaction (the remote Target supports fast decode), and the
protocol and timing are as required by the PCI Specification.
5-7351(F)
Figure 6. Master Write Burst (FIFO Interface, Dual-Port)
T0
T1
T2
T3
T4
T5
T6
T7
T8
0
1
A
B
A
B
0
CMD
ADRS
D0
D1
D2
D3
fclk
m_ready
mstatecntr
ma_fulln
datafmfpga
maenn
mw_fulln
mwdataenn
mwlastcycn
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OR3TP12-6PS240 | Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, T/R |
| OR3TP12-6PS240I | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R |
| OR3TP12 | Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface |
| OR62 | OR62 is a 6-input OR gate with 2x drive strength |
| OR73 | 7-input OR gate with 3x drive strength. |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OR3TP126BAN256-DB | 制造商:Lattice Semiconductor Corporation 功能描述: |
| OR3TP12-6PS240 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC |
| OR3TP12-6PS240I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC |
| OR3TP127BA256-DB | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR3TP127BA352-DB | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。