- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384759 > MT90221AL (Mitel Networks Corporation) Quad IMA/UNI PHY Device PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90221AL |
| 廠(chǎng)商： | Mitel Networks Corporation |
| 英文描述： | Quad IMA/UNI PHY Device |
| 中文描述： | 四IMA的/單向物理層設(shè)備 |
| 文件頁(yè)數(shù)： | 38/114頁(yè) |
| 文件大小： | 304K |
| 代理商： | MT90221AL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)當(dāng)前第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
MT90221
30
period and position of the TXSYNC is verified for
each transmit block independently. A status bit (1 per
link) in the
TX Sync Status
register is set if the
synchronization pulse occurs at an unexpected time
in the frame. The TX block will be re-aligned with this
new synchronization pulse.
4.3.3
Two output pins are provided to simplify the external
circuitry required when using an external PLL. These
two pins, PLLREF0 and PLLREF1, re-route any of
the four RXCK signals and drive the primary and
secondary reference signals of a PLL under software
control. Refer to Section 8, Application Notes, for
examples.
Primary and Secondary Reference Signals
4.3.4
The MT90221 implements circuitry to determine
whether or not a selected clock signal is active. This
feature is used to ensure a clock is operational
before using it as a source for one or more transmit
links. The identity of the clock source to be verified is
written to the
Clock Activity
register. A read of the
same register indicates clock activity if bit 7 is ’1’. A
value of ’0’ for bit 7 means that no transition was
observed on this clock. This circuitry does not
measure the frequency of a clock signal, it only
detects activity on the four RXCK, four TXCK and
four REFCK signals.
Verification of Clock Activity
4.3.5
In normal operation, the clock selection circuitry
selects the desired clock signal and ensures a
smooth, glitch free, transition between the current
clock source and the new clock source.
Clock Selection
However, if the current clock source is inactive (i.e.,
no clock transitions), the clock select circuitry must
be reset before another clock can be used as
reference. Clock select circuitry is reset by writing a
1 to bit 7 of the
PLL Reference Control
register.
Clock source activity can be verified using the
Clock
Activity
register as described in 4.3.4 Verification of
Clock Activity.
5.0 UTOPIA Interface Operation
The MT90221 supports the UTOPIA L2 Mode for cell
level handshake only. Each port can be assigned an
address ranging from 0 to 30. The address value of
31 is reserved and should not be used for any
MT90221 port.
The TX and RX paths of each IMA Group and each
link in UNI has its own PHY address. These PHY
addresses are defined in the
UTOPIA Input link
Address
registers 1 to 4,
UTOPIA Input Group
Address
register 1 to 4,
UTOPIA Output link
Address
registers 1 to 4, and the
UTOPIA Output
Group Address
registers 1 to 4. The
UTOPIA Input
LINK PHY Enable
and the
UTOPIA Output Link
PHY Enable
registers are used to enable the
PHY
Address
of the links in UNI. The
UTOPIA Input
Group PHY Enable
register and the
UTOPIA
Output Group PHY Enable
registers are used to
enable the PHY Address of the IMA Groups.
The MT90221 port uses handshaking signals to
process data streams. The start of a cell (SOC) is
marked by the UTOPIA SOC sync signal. This signal
is active during the transfer of the first byte of a cell.
The 52 bytes that follow the arrival of the first byte of
a cell are interpreted as belonging to the same cell
and are stored accordingly (note that SOC sync
signals received during the loading of these 52 bytes
are ignored).
The cell available satus line (Clav) is used to
communicate to the ATM controller if the MT90220
has space for a cell in the PHY address that was
polled in the previous cycle. Whenever there is
space for a cell in teh TX direction or a cell ready in
the RX direction, the TXClav and/or RXClav signal
will be driven High or Low. When the address does
not correspond to any enabled PHY address inside
the MT90220, the TXClav and RXClav signal are in
High impedance mode. The use of an external pull-
down may be required for the proper operation of the
Utopia bus.
It should be noted that the bit 6 and 5 of the
Test 1
register have to be set to 1 for the proper operation
of the RX Utopia port in MPHY mode.
5.1
The UTOPIA interface input clock TxClk is
independent of the system clock. The UTOPIA TxClk
can be up to 25MHz. The incoming cell is stored
directly in the internal TX Cell RAM where the TX
UTOPIA FIFOs are implemented.
ATM Input Port
The TX byte clock (TxClk) can be up to 25 MHz and
is checked against the system clock. If the incoming
byte clock frequency is lower than 1/128 of the
system clock, bit 2 of the
General Status
register
will be set. This bit is cleared by overwriting it with 0.
The total space for the UTOPIA input cells for all IMA
Groups and links in UNI mode is 58. These 58 cells
are shared between 8 TX UTOPIA FIFOs and 4 TX
Link FIFOs. The size (length) of each TX UTOPIA
FIFO is defined by writing to the
TX UTOPIA FIFO
Length Definition
registers. The maximum value is
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9041B | T1/E1 System Synchronizer |
| MT9041BP | T1/E1 System Synchronizer |
| MT9041 | Multiple Output Trunk PLL |
| MT9041AP | IC REG LDO 150MA 5.0V 0.5% 8SOIC |
| MT9042C | Multitrunk System Synchronizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90222 | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device |
| MT90222AG | 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA - Trays |
| MT90222AG2 | 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA /BAKE/DRYPACK - Trays |
| MT90223AG | 制造商:Microsemi Corporation 功能描述:ATM IMA 80MBPS 2.5V 384BGA - Trays |
| MT90223AG2 | 制造商:Microsemi Corporation 功能描述:ATM IMA 80MBPS 2.5V 384BGA - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。