- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384759 > MT90221AL (Mitel Networks Corporation) Quad IMA/UNI PHY Device PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90221AL |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Quad IMA/UNI PHY Device |
| 中文描述： | 四IMA的/單向物理層設(shè)備 |
| 文件頁(yè)數(shù)： | 29/114頁(yè) |
| 文件大?。?/td> | 304K |
| 代理商： | MT90221AL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
MT90221
21
reported negative. A delay is negative when the two
most significant bits are set to "1". The value
reported is with respect to the read pointer and
represents the minimum number of cells that has to
be added to the present guardband before adding
the link in the IMA group. See paragraph 3.3.10.6
Incrementing/Decrementing the Recombiner Delay
for more details.
If a link to be added is faster and would cause its
write pointer to be set beyond the
RX Maximum
operational Delay
programmed value, then the link
is reported to be faulty through an LODS condition.
The recombination process will not be affected as
long as the amount of delay is not larger than the
total number of cells in the external memory.
LODS will also be reported if, during operation, the
delay of a link is changing to exhibits higher or lower
delay which result in a negative delay value or
beyond the RX Maximum Operating Delay value.
LODS events are reported by the
IRQ Link Status
register and the selected
Current Maximum Delay
register for an IMA Group.
3.3.10.4 Negative Delay Values
If the recombiner process is enabled for a link that is
exhibiting a negative delay value then the
recombiner process will be suspended until the write
pointers are moved in such a way that the delay is
reported with a positive value of 4. At this time the
recombiner process will resume. No cells are lost.
The same behavior applies if the delay value of a
link which is part of the round robin process
(recombiner bit ON) goes negative: the recombiner
process will be suspended until the delay value
becomes positive with a value of 4. The latter
condition can happen under severe error conditions
if the recombiner process of the faulty link is not
disabled.
3.3.10.5 Measured Delay Between Links
The values and delay type for a selected link(s) or
IMA Group can be read using the
RX Delay Select
register.
IMA Group delay types include: the
Maximum Delay
over time
; the
Current Maximum Delay
and the
Current Minimum Delay
of an IMA Group.
Current
Link delay
reports the
Current Delay
of a link.
These values are all reported through a common
RX
Delay
register. The value is in number of cells. All
the delay values include the guardband delay value.
The
RX Delay Link Number
register is reporting the
link number associated with the delay value that is
currently in the
RX Delay
registers, with the
exception for the Maximum Delay over time value,
where the link number reported is not valid (reports
value of 0).
The
Maximum Delay over time
value can be reset at
any time by writing a clear command to bit 5 in the
RX
Delay Select
register. The differential delays can be
easily obtained by subtracting the delay values of the
links.
3.3.10.6 Incrementing/Decrementing the
Recombiner Delay
If a link to be added has a delay value which falls
beyond the worst current delay value, then there are
2 options: either reject the link or re-adjust the
pointers. To readjust the pointers, the number of cells
to be added (delta) is specified and corresponds to
the amount of extra delay to be added to the current
recombination delay. The additional delay is first
programmed in the
Guardband/Delta Delay
register
and then a command to increase the delay is issued
(using the
Increment/Decrement Delay Control
register). The MT90221 device stops the recombiner
process for the amount of time specified and then
resumes the recombiner process. No cells are lost
but there is an effect on the CDV. The increment
process is completed when the control bit in the
Increment/Decrement Delay Control
register is
returned to a 0 value.
If the link exhibiting the longest transmission delay is
removed, the recombiner delay can be reduced
accordingly. When such a correction occurs, the
number of cells corresponding to the delay correction
will be lost. To reduce the impact of this correction,
its implementation can either be immediate or
delayed. The
Increment/Decrement Delay Control
register is used for this purpose. The amount of
delay to be removed (i.e., number of cells) in the
recombiner process is controlled by the
Guardband/
Delta Delay
register. Alternatively, the links can all
be placed in blocking mode for the transition period
to avoid losing any cells.
If a decrement delay command is issued which
would result in a negative delay value on one or
more links, the following action will take place: the
read pointer is re-adjusted as required by the
decrease delay command and since the delay is
negative, the recombiner process is suspended until
the delay on all the link are at least reaching a
positive value of 4. Then, the recombiner process will
resume.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9041B | T1/E1 System Synchronizer |
| MT9041BP | T1/E1 System Synchronizer |
| MT9041 | Multiple Output Trunk PLL |
| MT9041AP | IC REG LDO 150MA 5.0V 0.5% 8SOIC |
| MT9042C | Multitrunk System Synchronizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90222 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device |
| MT90222AG | 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA - Trays |
| MT90222AG2 | 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA /BAKE/DRYPACK - Trays |
| MT90223AG | 制造商:Microsemi Corporation 功能描述:ATM IMA 80MBPS 2.5V 384BGA - Trays |
| MT90223AG2 | 制造商:Microsemi Corporation 功能描述:ATM IMA 80MBPS 2.5V 384BGA - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。