參數(shù)資料
型號： MT49H32M9CFM-xx
廠商： Micron Technology, Inc.
英文描述： 288Mb SIO REDUCED LATENCY(RLDRAM II)
中文描述： 288Mb二氧化硅約化延遲（延遲DRAM二）
文件頁數(shù)： 43/44頁
文件大?。?/td> 1117K
代理商： MT49H32M9CFM-XX
16 MEG x 18, 32 MEG x 9
2.5V V
EXT
, 1.8V V
DD
, HSTL, SIO, RLDRAM II
pdf: 09005aef80a41b59/zip: 09005aef811ba111
MT49H8M18C_2.fm - Rev. F 11/04 EN
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
43
Table 22:
+0°C
≤
Tc
≤
+95°C; +1.7V
≤
V
DD
≤
+1.9V, unless otherwise note.
I
DD
Operating Conditions and Maximum Limits
DESCRIPTION
CONDITIONS
SYMBOL
MAX
UNIT
mA
-25
48
26
288
26
-33
48
26
288
26
-5
48
26
288
26
Standby
Current
t
CK = Idle
All banks idle, no inputs toggling
t
CK = MIN, CS# = 1
No commands, address/data change up
to once every four clock cycles
BL = 2,
t
CK = MIN,
t
RC = MIN,
1 bank active, half address changes
once per
t
RC, read followed by write
sequence
BL = 4,
t
CK = MIN,
t
RC = MIN,
1 bank active, half address changes
once per
t
RC, read followed by write
sequence
BL = 8,
t
CK = MIN,
t
RC = MIN,
1 bank active, half address changes
once per
t
RC, read followed by write
sequence
t
CK = MIN,
t
RC = MIN
Cyclic bank refresh, data inputs are
switching
t
CK = MIN,
t
RC = MIN
Single bank refresh, half address/data
toggle
BL = 2,
t
CK = MIN,
t
RC = MIN, cyclic bank
access, half of address bits change every
clock cycle, continuous data
BL = 4,
t
CK = MIN,
t
RC = MIN, cyclic bank
access, half of address bits change every
two clock cycles, continuous data
BL = 8,
t
CK = MIN,
t
RC = MIN, cyclic bank
access, half of address bits change every
four clock cycles, continuous data
I
SB
1 (V
DD
)
I
SB
1 (V
EXT
)
I
SB
2 (V
DD
)
I
SB
2 (V
EXT
)
Active Standby
Current
mA
Incremental
Current
I
DD
1 (V
DD
)
I
DD
1 (V
EXT
)
348
41
305
36
255
36
mA
Incremental
Current
I
DD
2 (V
DD
)
I
DD
2 (V
EXT
)
352
48
319
42
269
42
mA
Incremental
Current
I
DD
3 (V
DD
)
I
DD
3 (V
EXT
)
408
55
368
48
286
48
mA
Burst
Refresh Current
I
REF
1 (V
DD
)
I
REF
1 (V
EXT
)
680
133
530
111
367
105
mA
Distributed
Refresh Current
I
REF
2 (V
DD
)
I
REF
2 (V
EXT
)
325
48
267
42
221
42
mA
Operating Supply
Current Example
I
DD
2
W
(V
DD
)
I
DD
2
W
(V
EXT
)
970
100
819
90
597
69
mA
Operating Supply
Current Example
I
DD
4
W
(V
DD
)
I
DD
4
W
(V
EXT
)
779
65
609
55
439
44
mA
Operating Supply
Current Example
I
DD
8
W
(V
DD
)
I
DD
8
W
(V
EXT
)
668
60
525
51
364
40
mA
相關PDF資料
PDF描述
MT4C1004J 4 Meg x 1 FPM DRAM(4 M x 1快速頁面模式動態(tài)RAM)
MT4C4001STG-6 standard or self refresh
MT4C4001STG-7 standard or self refresh
MT4C4001STG-8 standard or self refresh
MT4C4001JDJ-6 standard or self refresh
相關代理商/技術參數(shù)
參數(shù)描述
MT49H32M9CHU-25 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays
MT49H32M9CHU-33 制造商:Micron Technology Inc 功能描述:32MX9 RLDRAM PLASTIC FBGA 1.8V SEPARATE I/O 8 BANKS 1.8V I/O - Trays
MT49H32M9CHU-5 制造商:Micron Technology Inc 功能描述:32MX9 RLDRAM PLASTIC FBGA 1.8V SEPARATE I/O 8 BANKS 1.8V I/O - Trays
MT49H32M9FM-25 制造商:Micron Technology Inc 功能描述:
MT49H32M9FM-25 TR 功能描述:IC RLDRAM 288MBIT 400MHZ 144FBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 產(chǎn)品變化通告:Product Discontinuation 05/Nov/2008 標準包裝:84 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步 ZBT 存儲容量:4.5M（128K x 36） 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:119-BGA 供應商設備封裝:119-PBGA（14x22） 包裝:托盤 其它名稱:71V3557SA75BGI
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*