
xxviii
MPC8240 Integrated Processor User's Manual
MOTOROLA
TABLES
Table
Number
Title
Page
Number
5-4
5-5
5-6
5-7
5-8
5-9
5-10
5-11
5-12
5-13
5-14
5-15
5-16
5-17
5-18
5-19
5-20
5-21
5-22
5-23
5-24
5-25
5-26
5-27
5-28
5-29
5-30
5-31
5-32
5-33
5-34
5-35
5-36
5-37
5-38
5-39
5-40
6-1
6-2
6-3
6-4
6-5
6-6
Bit Settings for PCI Command Register0x04................................................5-10
Bit Settings for PCI Status Register0x06.......................................................5-12
Programming Interface0x09 ..........................................................................5-12
PCI Base Class Code0x0B.............................................................................5-13
Cache Line Size Register0x0C......................................................................5-13
Latency Timer Register0x0D.........................................................................5-13
Local Memory Base Address Register Bit Definitions0x10..........................5-14
PCSR Base Address Register Bit Definitions0x14........................................5-14
Interrupt Line Register0x3C..........................................................................5-14
PCI Arbiter Control Register Bit Definitions0x46........................................5-15
Bit Settings for Power Management Configuration Register 10x70.............5-16
Power Management Configuration Register 20x72.......................................5-18
Output Driver Control Register Bit Definitions0x73.....................................5-19
CLK Driver Control Register Bit Definitions0x74........................................5-20
Embedded Utilities Memory Base Address Register0x78.............................5-21
Bit Settings for PICR10xA8..........................................................................5-22
Bit Settings for PICR20xAC..........................................................................5-24
Bit Settings for ECC Single-Bit Error Counter Register0xB8.......................5-26
Bit Settings for ECC Single-Bit Error Trigger Register0xB9 .......................5-27
Bit Settings for Error Enabling Register 1 (ErrEnR1)0xC0 ..........................5-28
Bit Settings for Error Enabling Register 2 (ErrEnR2)0xC4 ..........................5-29
Bit Settings for Error Detection Register 1 (ErrDR1)0xC1...........................5-30
Bit Settings for Error Detection Register 2 (ErrDR2)0xC5...........................5-31
Bit Settings for Internal Processor Bus Error Status Register0xC3...............5-32
Bit Settings for PCI Bus Error Status Register0xC7 .....................................5-32
Bit Settings for Processor/PCI Error Address Register0xC8.........................5-33
Bit Settings for the AMBOR0xE0.................................................................5-34
Bit Settings for Memory Starting Address Registers 1 and 2............................5-35
Bit Settings for Extended Memory Starting Address Registers 1 and 2............5-36
Bit Settings for Memory Ending Address Registers 1 and 2.............................5-37
Bit Settings for Extended Memory Ending Address Registers 1 and 2.............5-38
Bit Settings for Memory Bank Enable Register0xA0....................................5-39
Bit Settings for Memory Page Mode Register0xA3......................................5-40
Bit Settings for MCCR10xF0........................................................................5-42
Bit Settings for MCCR20xF4........................................................................5-44
Bit Settings for MCCR30xF8........................................................................5-47
Bit Settings for MCCR40xFC........................................................................5-50
Memory Interface Signal Summary.....................................................................6-4
Memory Address Signal Mappings .....................................................................6-5
Unsupported Multiplexed Row and Column Address Bits................................6-10
Supported FPM or EDO DRAM Device Configurations..................................6-10
SDMA[11D8] Encodings for 32- and 64-Bit Bus Modes..................................6-12
FPM or EDO Memory Parameters ....................................................................6-15