![](http://datasheet.mmic.net.cn/280000/MPC8240_datasheet_16098342/MPC8240_17.png)
MOTOROLA
Contents
xvii
CONTENTS
Paragraph
Number
Title
Page
Number
11.4.5
11.4.6
11.4.6.1
11.4.6.2
11.4.7
Generation of Repeated START..................................................................11-16
Slave Mode Interrupt Service Routine.........................................................11-16
Slave Transmitter and Received Acknowledge.......................................11-16
Loss of Arbitration and Forcing of Slave Mode......................................11-17
Interrupt Service Routine Flowchart............................................................11-17
Chapter 12
Embedded Programmable Interrupt Controller (EPIC)
12.1
12.1.1
12.1.2
12.1.3
12.2
12.3
12.3.1
12.3.2
12.3.3
12.3.4
12.3.5
12.3.6
12.3.6.1
12.3.6.2
12.3.6.3
12.3.6.4
12.4
12.5
12.6
12.6.1
12.6.2
12.6.3
12.7
12.8
12.9
12.9.1
12.9.2
12.9.3
12.9.4
12.9.5
12.9.6
12.9.7
12.9.7.1
EPIC Unit Overview..........................................................................................12-1
EPIC Features Summary................................................................................12-2
EPIC Interface Signal Description.................................................................12-2
EPIC Block Diagram......................................................................................12-3
EPIC Register Summary....................................................................................12-3
EPIC Unit Interrupt Protocol..............................................................................12-7
Interrupt Source Priority ................................................................................12-7
Processor Current Task Priority.....................................................................12-7
Interrupt Acknowledge...................................................................................12-7
Nesting of Interrupts ......................................................................................12-7
Spurious Vector Generation...........................................................................12-8
Internal Block Diagram Description..............................................................12-8
Interrupt Pending Register (IPR)Non-programmable............................12-9
Interrupt Selector (IS) ................................................................................12-9
Interrupt Request Register (IRR)...............................................................12-9
In-Service Register (ISR)...........................................................................12-9
EPIC Pass-Through Mode................................................................................12-10
EPIC Direct Interrupt Mode.............................................................................12-10
EPIC Serial Interrupt Interface.........................................................................12-10
Sampling of Serial Interrupts.......................................................................12-11
Edge/Level Sensitivity of Serial Interrupts..................................................12-11
Serial Interrupt Timing Protocol..................................................................12-12
EPIC Timers.....................................................................................................12-12
Programming Guidelines..................................................................................12-13
Register Definitions..........................................................................................12-15
Feature Reporting Register (FPR)................................................................12-15
Global Configuration Register (GCR).........................................................12-15
EPIC Interrupt Configuration Register (EICR)............................................12-16
EPIC Vendor Identification Register (EVI).................................................12-17
Processor Initialization Register (PI)...........................................................12-18
Spurious Vector Register (SVR)..................................................................12-18
Global Timer Registers................................................................................12-19
Timer Frequency Reporting Register (TFRR).........................................12-19