Rev.2.00
Jul 27, 2004
page 20 of 159
REJ03B0091-0200Z
4524 Group
PROGRAM MEMORY (ROM)
The program memory is a mask ROM. 1 word of ROM is composed
of 10 bits. ROM is separated every 128 words by the unit of page
(addresses 0 to 127). Table 1 shows the ROM size and pages. Fig-
ure 10 shows the ROM map of M34524ED.
Table 1 ROM size and pages
Part number
M34524M8
M34524MC
M34524ED
ROM (PROM) size
( 10 bits)
8192 words
12288 words
16384 words
Pages
64 (0 to 63)
96 (0 to 95)
128 (0 to 127)
Note: Data in pages 64 to 127 can be referred with the TABP p in-
struction after the SBK instruction is executed.
Data in pages 0 to 63 can be referred with the TABP p in-
struction after the RBK instruction is executed.
A part of page 1 (addresses 008016 to 00FF16) is reserved for in-
terrupt addresses (Figure 11). When an interrupt occurs, the
address (interrupt address) corresponding to each interrupt is set
in the program counter, and the instruction at the interrupt address
is executed. When using an interrupt service routine, write the in-
struction generating the branch to that routine at an interrupt
address.
Page 2 (addresses 010016 to 017F16) is the special page for sub-
routine calls. Subroutines written in this page can be called from
any page with the 1-word instruction (BM). Subroutines extending
from page 2 to another page can also be called with the BM in-
struction when it starts on page 2.
ROM pattern (bits 7 to 0) of all addresses can be used as data ar-
eas with the TABP p instruction.
Fig. 10 ROM map of M34524ED
Fig. 11 Page 1 (addresses 008016 to 00FF16) structure
90
8765
4321
Interrupt address page
000016
008016
017F16
Subroutine special page
007F16
00FF16
010016
3FFF16
018016
Page 1
Page 2
Page 0
Page 3
Page 127
90
876
5432
1
External 0 interrupt address
008016
008216
008416
Timer 1 interrupt address
Timer 2 interrupt address
008616
008816
008A16
008C16
008E16
00FF16
A/D interrupt address
External 1 interrupt address
Timer 3 interrupt address
Timer 5 interrupt address
Timer 4, Serial I/O interrupt address