參數(shù)資料
型號(hào): M34524MC-XXXFP
元件分類: 微控制器/微處理器
英文描述: 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP64
封裝: 14 X 14 MM, 0.80 MM PITCH, PLASTIC, QFP-64
文件頁數(shù): 73/161頁
文件大?。?/td> 1199K
代理商: M34524MC-XXXFP
Rev.2.00
Jul 27, 2004
page 19 of 159
REJ03B0091-0200Z
4524 Group
(8) Program counter (PC)
Program counter (PC) is used to specify a ROM address (page and
address). It determines a sequence in which instructions stored in
ROM are read. It is a binary counter that increments the number of
instruction bytes each time an instruction is executed. However,
the value changes to a specified address when branch instructions,
subroutine call instructions, return instructions, or the table refer-
ence instruction (TABP p) is executed.
Program counter consists of PCH (most significant bit to bit 7)
which specifies to a ROM page and PCL (bits 6 to 0) which speci-
fies an address within a page. After it reaches the last address
(address 127) of a page, it specifies address 0 of the next page
(Figure 7).
Make sure that the PCH does not specify after the last page of the
built-in ROM.
(9) Data pointer (DP)
Data pointer (DP) is used to specify a RAM address and consists
of registers Z, X, and Y. Register Z specifies a RAM file group, reg-
ister X specifies a file, and register Y specifies a RAM digit (Figure
8).
Register Y is also used to specify the port D bit position.
When using port D, set the port D bit position to register Y certainly
and execute the SD, RD, or SZD instruction (Figure 9).
Note
Register Z of data pointer is undefined after system is released
from reset.
Also, registers Z, X and Y are undefined in the RAM back-up. After
system is returned from the RAM back-up, set these registers.
Fig. 7 Program counter (PC) structure
Fig. 8 Data pointer (DP) structure
Fig. 9 SD instruction execution example
p5 p4 p3 p2 p1 p0
a6 a5 a4 a3 a2 a1 a0
Program counter
PCH
Specifying page
PCL
Specifying address
p6
Z1 Z0 X3 X2 X1 X0 Y3 Y2 Y1 Y0
Data pointer (DP)
Register Z (2)
Register X (4)
Register Y (4)
Specifying
RAM digit
Specifying RAM file
Specifying RAM file group
0
01
1
Set
Specifying bit position
Port D output latch
Register Y (4)
D2
D3
D1
D0
0
相關(guān)PDF資料
PDF描述
M34550E8FS 4-BIT, UVPROM, 1.6 MHz, MICROCONTROLLER, CQCC80
M34551E8-XXXFP 4-BIT, OTPROM, MICROCONTROLLER, PQFP48
M34554M8-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP64
M34554MC-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP64
M34571G6FP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M3452-C09K1 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING TRANSISTOR
M3452-C125K2 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING TRANSISTOR
M3452-C125K2,A 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING TRANSISTOR
M3452-C150B7 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING TRANSISTOR
M3452-C150B7-A 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING TRANSISTOR