參數(shù)資料
型號: L80600
英文描述: L80600 10/100/1000 Mbits/s Ethernet PHY technical manual 3/01
中文描述: L80600 10/100/1000 Mbits /秒以太網(wǎng)PHY技術(shù)手冊3月1日
文件頁數(shù): 180/192頁
文件大小: 1344K
代理商: L80600
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁當前第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁
9-6
L80600 Frequently Asked Questions
of register 0x1D are written to the RAM location pointed to by
register 0x1E. This is sufficient for single register writes and this mode
was used to make the necessary RAM write in answer 7. However, for
loading the entire 14 Kbytes of RAM, this method is not efficient. Since
each MDC/MDIO read/write accesses a 16 bit register, it is more efficient
to use one MII register write, and let the internal software break this into
two 8 bit RAM writes. To achieve this, we program a 16-bit read/write
mode into register 0x16, instead of the earlier 8-bit mode as described
in answer 7. In this mode, each 16-bit write into register 0x1D is broken
into two internal 8-bit RAM writes. The internal hardware automatically
increments the RAM address pointer register 0x1E after each 8-bit write.
It first uses the lowest 8 bits of register 0x1D to write to the RAM location
pointed by register 0x1E. Then it increments the address pointed to by
0x1E by one, and writes the most significant 8 bits of 0x1D into the next
RAM location. This is all transparent to the user, who only has to set the
16 bit read/write mode as described in step 2 below and then do regular
16 bit MDC/MDIO writes.
1.
Power down the L80600 (set bit 11, register 0x00, to make sure that
during RAM writes, the standard operation of the part doesn’t
interfere with writing to the RAM).
2.
Write to register 0x16 the value 0x0006 (this allows access to
expanded access for 16 bit read/write).
3.
Write to register 0x1E the value 0x8400 (the starting address of
RAM).
4.
Write to register 0x1D the desired value. The higher 8 bits of this
register are written into the location pointed to by register 0x1E
above. Then the location pointed to by register 0x1E is incremented
by one automatically to point to the next location. Next, the 8 least
significant bits of register 0x1D are written to the RAM location
pointed to by register 0x1E.
5.
Write to register 0x1D the next desired value.
6.
Continue repeating step 5 for all data to be written.
7.
Write 0x8400 to register 0x1F. This starts execution of down loaded
code at address 0x8400.
8.
Wait for 1.024 ms. (no MDC/MDIO access for 1.024 ms).
9.
Read register 0x00 (this read is needed to clear an interrupt
problem).
相關(guān)PDF資料
PDF描述
L811-1X1T-03 1port.None LEDs.low profile RJ45 10/100Base-TX
L82-510 Logic IC
L82-511 Logic IC
L82-512 Logic IC
L82-513 Logic IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
L807EF 制造商:LAUREL ELECTRONICS 功能描述:LT Series transmitter with isolated analog and serial outputs, dual solid state
L807R1 制造商:LAUREL ELECTRONICS 功能描述:LT Series transmitter with isolated analog and serial outputs, dual solid state
L807R2 制造商:LAUREL ELECTRONICS 功能描述:LT Series transmitter with isolated analog and serial outputs, dual solid state
L807R3 制造商:LAUREL ELECTRONICS 功能描述:LT Series transmitter with isolated analog and serial outputs, dual solid state
L807R4 制造商:LAUREL ELECTRONICS 功能描述:LT Series transmitter with isolated analog and serial outputs, dual solid state