參數(shù)資料
型號: L80600
英文描述: L80600 10/100/1000 Mbits/s Ethernet PHY technical manual 3/01
中文描述: L80600 10/100/1000 Mbits /秒以太網(wǎng)PHY技術(shù)手冊3月1日
文件頁數(shù): 176/192頁
文件大小: 1344K
代理商: L80600
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁當(dāng)前第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁
9-2
L80600 Frequently Asked Questions
data is used for transmitting data, depending on whether
the PHY is a Master or a Slave. TX_TCLK represents the
actual clock being used to transmit data.
The TX_TCLK is an output of the PHY and can be enabled
to output t on pin 192 (during Test Mode 2 and 3 it is auto-
matically enabled). This is a requirement from the IEEE
802.3ab specification, Clause 40.6.1.2.5 (this clock is only
available in the next generation L80600).
Q2
: What happens to TX_CLK during 1000 Mbit/s operation Similarly
what happens to RXD[4:7] during 10/100 Mbits/s operation
A2
: As mentioned in A1 above, TX_CLK is not used during 1000 Mbit/s
operation, and the RXD[4:7] lines are not used for 10/100 operation.
These signals are outputs of the L80600. To simplify the MII/GMII
interface, these signals are driven actively to a zero volt level, which
eliminates the need for pull-down resistors that would have been needed
if these pins were left floating when unused.
Q3
: What happens to the TX_CLK and RX_CLK signals during
AutoNegotiation and during idles
A3
: During AutoNegotiation, the L80600 drives a 25 MHz clock on the
TX_CLK and RX_CLK lines. In 10 Mbit/s mode, these lines are driven by
a 2.5 MHz clock during idles. In 100 Mbit/s mode they are driven by a
25 MHz clock during idles. In 1000 Mbit/s mode they are driven by a
125 MHz clock during idles.
Q4
: Why doesn’t the L80600 complete AutoNegotiation if the link partner
is a forced 1000 Mbits/s PHY
A4
: IEEE specifications only define “parallel detection” for 10/100 Mbits/s
operation. Parallel detection is the name given to the AutoNegotiation
process where one of the link partners is AutoNegotiating while the other
is in forced 10 or 100 Mbit/s mode. In this case, its expected that the
AutoNegotiating PHY establishes a Half-Duplex link, at the forced speed
of the link partner.
However, for 1000 Mbit/s operation the parallel detection mechanism is
not defined. Instead, any 1000BASE-T PHY can establish 1000 Mbit/s
operation with a link partner for the following two cases:
相關(guān)PDF資料
PDF描述
L811-1X1T-03 1port.None LEDs.low profile RJ45 10/100Base-TX
L82-510 Logic IC
L82-511 Logic IC
L82-512 Logic IC
L82-513 Logic IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
L807EF 制造商:LAUREL ELECTRONICS 功能描述:LT Series transmitter with isolated analog and serial outputs, dual solid state
L807R1 制造商:LAUREL ELECTRONICS 功能描述:LT Series transmitter with isolated analog and serial outputs, dual solid state
L807R2 制造商:LAUREL ELECTRONICS 功能描述:LT Series transmitter with isolated analog and serial outputs, dual solid state
L807R3 制造商:LAUREL ELECTRONICS 功能描述:LT Series transmitter with isolated analog and serial outputs, dual solid state
L807R4 制造商:LAUREL ELECTRONICS 功能描述:LT Series transmitter with isolated analog and serial outputs, dual solid state