- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224000 > HYB18T1G800C4F-3 (QIMONDA AG) 128M X 8 DDR DRAM, 0.45 ns, PBGA60 PDF資料下載
參數(shù)資料
| 型號： | HYB18T1G800C4F-3 |
| 廠商： | QIMONDA AG |
| 元件分類： | DRAM |
| 英文描述： | 128M X 8 DDR DRAM, 0.45 ns, PBGA60 |
| 封裝： | GREEN, PLASTIC, TFBGA-60 |
| 文件頁數(shù)： | 22/58頁 |
| 文件大?。?/td> | 1898K |
| 代理商： | HYB18T1G800C4F-3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
HYB18T1G[40/80/16]0C4F
1-Gbit Double-Data-Rate-Two SDRAM
Internet Data Sheet
Rev. 1.01, 2008-11
29
04212008-66HT-ZLFE
5.3
DC & AC Characteristics
DDR2 SDRAM pin timing are specified for either single ended
or differential mode depending on the setting of the EMRS(1)
“Enable DQS” mode bit; timing advantages of differential
mode are realized in system design. The method by which the
DDR2 SDRAM pin timing are measured is mode dependent.
In single ended mode, timing relationships are measured
relative to the rising or falling edges of DQS crossing at
V
REF.
In differential mode, these timing relationships are measured
relative to the crosspoint of DQS and its complement, DQS.
This distinction in timing methods is verified by design and
characterization but not subject to production test. In single
ended mode, the DQS (and RDQS) signals are internally
disabled and don’t care.
TABLE 23
DC & AC Logic Input Levels
TABLE 24
Single-ended AC Input Test Conditions
Symbol
Parameter
DDR2-667, DDR2-800
Units
Min.
Max.
V
IH.DC
DC input logic HIGH
V
REF + 0.125
V
DDQ + 0.3
V
V
IL.DC
DC input LOW
–0.3
V
REF – 0.125
V
V
IH.AC
AC input logic HIGH
V
REF + 0.200
V
DDQ + VPEAK
V
V
IL.AC
AC input LOW
V
SSQ – VPEAK
V
REF – 0.200
V
Symbol
Condition
Value
Unit
Notes
V
REF
Input reference voltage
0.5 ×
V
DDQ
V
1)
1) Input waveform timing is referenced to the input signal crossing through the
V
REF level (for DDR2-400 and DDR2-533) and VIH/IL.AC level
(for DDR2-667and DDR2-800) applied to the device under test.
V
SWING.MAX
Input signal maximum peak to peak swing
1.0
V
SLEW
Input signal minimum Slew Rate
1.0
V / ns
2)3)
2) The input signal minimum Slew Rate is to be maintained over the range from
V
IH.AC.MIN to VREF for rising edges and the range from VREF to
V
IL.AC.MAX for falling edges as shown in Figure 4.
3) AC timings are referenced with input waveforms switching from
V
IL.AC to VIH.AC on the positive transitions and VIH.AC to VIL.AC on the negative
transitions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB3165800AJ-40 | 8M X 8 FAST PAGE DRAM, 40 ns, PDSO32 |
| HYB39S64400AT-8 | 16M X 4 SYNCHRONOUS DRAM, 6 ns, PDSO54 |
| HYC532410-50 | 4M X 32 MULTI DEVICE DRAM CARD, 50 ns, XMA88 |
| HYE18M256320CF-7.5 | 8M X 32 DDR DRAM, 6 ns, PBGA90 |
| HYM564124AR-60 | 1M X 64 EDO DRAM MODULE, DMA168 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB18T256400AF-3.7 | 制造商:Infineon Technologies AG 功能描述:64M X 4 DDR DRAM, 0.5 ns, PBGA60 |
| HYB18T256400AF-5 | 制造商:Infineon Technologies AG 功能描述:SDRAM, DDR, 64M x 4, 60 Pin, Plastic, BGA |
| HYB18T256800AF-5 | 制造商:Infineon Technologies AG 功能描述: |
| HYB18T512161BF-25 | 制造商:Qimonda 功能描述:SDRAM, DDR, 32M x 16, 84 Pin, Plastic, BGA |
| HYB18T512400AF-5 | 制造商:Intersil Corporation 功能描述:SDRAM, DDR, 128M x 4, 60 Pin, Plastic, BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。