參數(shù)資料
型號： FW82815
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁數(shù)： 63/172頁
文件大?。?/td> 795K
代理商： FW82815
82815 GMCH
R
Datasheet
63
Bit
Description
5:4
Upper SMM Select (USMM).
This field is used to enable/disable the various SMM memory ranges
above 1 MB. TSEG is a block of memory (“Stolen” from Main Memory at [TOM-Size] : [TOM]) that is
only accessable by the processor and only while operating in SMM mode. HSEG is a remap of the AB
segment at FEEA0000 : FEEBFFFF. Both of these areas, when enabled, are usable as SMM RAM.
00 = TSEG and HSEG are both disabled
01 = TSEG is disabled, HSEG is conditionally enabled
10 = TSEG is enabled as 512 KB and HSEG is conditionally enabled
11 = TSEG is enabled as 1 MB and HSEG is conditionally enabled
Note:
Non-SMM Operations (SMM processor accesses and all other access) that use these address ranges
are forwarded to the hub interface.
Once D_LCK is set, these bits becomes read-only.
HSEG is ONLY enabled if LSMM = 00.
3:2
Lower SMM Select (LSMM).
This field controls the definition of the AB segment SMM space.
00 = AB segment disabled (no one can write to it).
01 = AB segment enabled as general system RAM (anyone can write to it).
10 = AB segment enabled as SMM Code RAM shadow. Only SMM code reads can access DRAM in the
AB segment (processor code reads only). SMM Data operations and all Non-SMM Operations go
to either the internal graphics device or are broadcast on the hub interface.
11 = AB segment enabled as SMM RAM. All SMM operations to the AB segment are serviced by
DRAM, all Non-SMM operations go to either the internal graphics device or are broadcast on the
hub interface (processor SMM R/W can access SMM space).
When D_LCK is set, bit 3 becomes read-only, and bit 2 is writable ONLY if bit 3 is a 1. When bit 3 is set,
only the processor can access it.
1
SMM Space Locked (D_LCK).
When D_LCK is set to 1 then D_LCK, GMS, USMM, and the most
significant bit of LSMM become read-only. D_LCK can be set to 1 via a normal configuration space write
but can only be cleared by a reset. The combination of D_LCK and LSMM provide convenience with
security. The BIOS can use LSMM=01 to initialize SMM space and then use D_LCK to “l(fā)ock down”
SMM space in the future so that no application software (or BIOS itself) can violate the integrity of SMM
space, even if the program has knowledge of the LSMM function. This bit also Locks the DRP and
DRP2 registers.
0
E_SMRAM_ERR (E_SMERR).
1 = This bit is set when processor accesses the defined memory ranges in Extended SMRAM (HSEG or
TSEG) while not in SMM mode. This bit is Not set for the case of an explicit write-back operation.
0 = It is software’s responsibility to clear this bit. Software must write a 1 to this bit to clear it.
相關(guān)PDF資料
PDF描述
FWA-25A10F Fuse
FWA-30A10F Fuse
FWA-35A21F Fuse
FWA-40A21F Fuse
FWA-45A21F Fuse
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FW82815 S L5NQ 制造商:Intel 功能描述:Graphics and Memory Controller Hub 544-Pin BGA
FW82815EM S L4MP 制造商:Intel 功能描述:GRAPHICS AND MEMORY CONTROLLER HUB (GMCH2-M)
FW82815SL5NQ 制造商:Intel 功能描述:
FW828201CA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference
FW82840 S L3TA 制造商:Intel 功能描述:Memory Controller Hub 544-Pin BGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*