參數(shù)資料
型號: FW82815
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁數(shù): 30/172頁
文件大小: 795K
代理商: FW82815
82815 GMCH
R
30
Datasheet
2.5.
Hub Interface Signals
Signal Name
Type
Description
HL[10:0]
I/O
Hub Interface Signals.
Signals used for the hub interface.
HLSTRB
I/O
Packet Strobe.
One of two differential strobe signals used to transmit or receive
packet data.
HLSTRB#
I/O
Packet Strobe Compliment.
One of two differential strobe signals used to transmit
or receive packet data.
HCOMP
I/O
Hub Compensation Pad.
Used to calibrate the hub interface buffers. This pin
should be connected to a 40 ohm resistor tied to 1.8V VCC (VSUS_1.8)
HLREF
I
Ref
HUB Reference.
Sets the differential voltage reference for the hub interface.
2.6.
Display Interface Signals
Signal Name
Type
Description
VSYNC
O
3.3V
CRT Vertical Synchronization.
This signal is used as the vertical sync (polarity is
programmable) or “ Vsync Interval”.
HSYNC
O
3.3V
CRT Horizontal Synchronization.
This signal is used as the horizontal sync
(polarity is programmable) or “ Hsync Interval”.
IWASTE
I
Ref
Waste Reference.
This signal must be tied to ground.
IREF
I
Ref
I Reference.
Set pointer resistor for the internal color palette DAC.
RED
O
Analog
CRT Analog Video Output from the internal color palette DAC.
The DAC is
designed for a 37.5 ohm equivalent load on each pin (e.g., 75 ohm resistor on the
board, in parallel with the 75 ohm CRT load)
GREEN
O
Analog
CRT Analog video output from the internal color palette DAC.
The DAC is
designed for a 37.5 ohm equivalent load on each pin (e.g., 75 ohm resistor on the
board, in parallel with the 75 ohm CRT load)
BLUE
O
Analog
CRT Analog video output from the internal color palette DAC.
The DAC is
designed for a 37.5 ohm equivalent load on each pin (e.g., 75 ohm resistor on the
board, in parallel with the 75 ohm CRT load)
DDCK
I/O
CMOS
CRT Monitor DDC Interface Clock.
(Also referred to as VESA
TM
“Display Data
Channel”, also referred to as the “Monitor Plug-n-Play” interface.) For DDC1, DDCK
and DDDA provide a unidirectional channel for Extended Display ID. For DDC2,
DDCK and DDDA can be used to establish a bi-directional channel based on I
C
protocol. The host can request Extended Display ID or Video Display Interface
information over the DDC2 channel.
DDDA
I/O
CMOS
CRT Monitor DDC Interface Data.
See DDCK Description
相關(guān)PDF資料
PDF描述
FWA-25A10F Fuse
FWA-30A10F Fuse
FWA-35A21F Fuse
FWA-40A21F Fuse
FWA-45A21F Fuse
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FW82815 S L5NQ 制造商:Intel 功能描述:Graphics and Memory Controller Hub 544-Pin BGA
FW82815EM S L4MP 制造商:Intel 功能描述:GRAPHICS AND MEMORY CONTROLLER HUB (GMCH2-M)
FW82815SL5NQ 制造商:Intel 功能描述:
FW828201CA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference
FW82840 S L3TA 制造商:Intel 功能描述:Memory Controller Hub 544-Pin BGA