參數(shù)資料
型號(hào): FW82815
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁數(shù): 116/172頁
文件大小: 795K
代理商: FW82815
82815 GMCH
R
116
Datasheet
3.7.2.
DRAMCL—DRAM Control Low
Memory Offset Address:
Default value:
Access:
Size:
7
3001h
17h
Read / write
8 bit
5
4
3
2
1
0
Reserved
Paging
Mode
Control
RAS-to-
CAS
Override
CAS#
Latency
RAS#
Riming
RAS#
Precharge
Timing
Bit
Description
7:5
Reserved
4
Paging Mode Control (PMC).
0 = Page Open Mode. In this mode the GMCH memory controller tends to leave pages open.
1 = Page Close Mode. In this mode the GMCH memory controller tends to leave pages closed.
3
RAS-to-CAS Override (RCO).
In units of display cache clock periods indicates the RAS#-to-CAS# delay
(t
RCD
). (i.e., row activate command to read/write command)
0 = Determined by CL bit (default)
1 = 2
2
CAS# Latency (CL).
In units of local memory clock periods.
Bit
CL
RAS#-to-CAS# delay (t
RCD
)
0
2
2
1
3
3 (default)
1
RAS# Timing (RT).
This bit controls RAS# active to precharge, and refresh to RAS# active delay (in
local memory clocks).
Bit
RAS# act. To precharge (t
RAS
)
Refresh to RAS# act. (t
RC
)
0
5
8
1
7
10 (default)
0
RAS# Precharge Timing (RPT).
This bit controls RAS# precharge (in local memory clocks).
0 = 2
1 = 3 (default)
相關(guān)PDF資料
PDF描述
FWA-25A10F Fuse
FWA-30A10F Fuse
FWA-35A21F Fuse
FWA-40A21F Fuse
FWA-45A21F Fuse
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FW82815 S L5NQ 制造商:Intel 功能描述:Graphics and Memory Controller Hub 544-Pin BGA
FW82815EM S L4MP 制造商:Intel 功能描述:GRAPHICS AND MEMORY CONTROLLER HUB (GMCH2-M)
FW82815SL5NQ 制造商:Intel 功能描述:
FW828201CA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference
FW82840 S L3TA 制造商:Intel 功能描述:Memory Controller Hub 544-Pin BGA