
82815 GMCH
R
42
Datasheet
3.4.
Host-Hub Interface Bridge/DRAM Controller Device
Registers (Device 0)
Table 2 shows the GMCH configuration space for device #0.
Table 2. GMCH PCI Configuration Space (Device 0)
Address
Offset
Mnemonic
Register Name
Default Value
Access
00–01h
VID
Vendor Identification
8086h
RO
02–03h
DID
Device Identification
1130h
RO
04–05h
PCICMD
PCI Command
0006h
R/W
06–07h
PCISTS
PCI Status
0090h (AGP)
0080h (GFX)
RO, R/WC
08h
RID
Revision Identification
02h (see note)
RO
09h
Reserved
00h
0Ah
SUBC
Sub-Class Code
00h
RO
0Bh
BCC
Base Class Code
06h
RO
0Ch
Reserved
00h
0Dh
MLT
Master Latency Timer
00h
RO
0Eh
HDR
Header Type
00h
RO
0Fh
Reserved
10–13h
APBASE
Aperture Base Configuration
00000008h (AGP)
00000000h (GFX)
R/W, RO
14–2Bh
Reserved
2C–2Dh
SVID
Subsystem Vendor Identification
0000h
R/WO
2E–2Fh
SID
Subsystem Identification
0000h
R/WO
30–33h
Reserved
34h
CAPPTR
Capabilities Pointer
00h (GFX)
A0h (AGP)
RO
35–4Fh
Reserved
50h
GMCHCFG
GMCH Configuration
40h
R/W
51h
APCONT
Aperture Control
00h
R/WO/RO
52h
DRP
DRAM Row Population
00h
R/W
53h
DRAMT
DRAM Timing Register
00h
R/W
54h
DRP2
DRAM Row Population Register 2
00h
R/W
55–57h
Reserved
58h
FDHC
Fixed DRAM Hole Control
00h
R/W
59–5Fh
PAM
Programmable Attributes Map
Registers
00h
R/W