§ LIU Inte" />
參數(shù)資料
型號： DS3141+
廠商： Maxim Integrated Products
文件頁數(shù)： 67/88頁
文件大?。?/td> 0K
描述： IC FRAMER DS3/E3 SNGL 144CSBGA
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝： 160
控制器類型： DS3/E3 調(diào)幀器
接口： LIU
電源電壓： 3.135 V ~ 3.465 V
電流 - 電源： 80mA
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 144-BGA，CSPBGA
供應(yīng)商設(shè)備封裝： 144-TECSBGA（13x13）
包裝： 托盤
DS3141/DS3142/DS3143/DS3144 Single/Dual/Triple/Quad DS3/E3 Framers
7 of 88
3. MAIN FEATURES
General
§ LIU Interfaces can be Either Dual-Rail
(POS/NEG/CLK) or Binary (DAT/CLK/LCV)
§ Support Gapped 52MHz Clock Rates
§ Optional B3ZS/HDB3 Encoder and Decoder
§ Clock, Data, and Control Signals can be Inverted to
Allow a Glueless Interface to Other Devices
§ Detection of Loss-of-Transmit Clock and Loss-of-
Receive Clock
§ Manual or Automatic One-Second Update of
Performance Monitoring Counters
§ Each Framer can be Put Into Low-Power Standby
Mode When Not Being Used
Receive Framer
§ Frame Synchronization for M23 DS3, C-Bit Parity DS3,
and G.751 E3
§ Optional B3ZS/HDB3 Decoding
§ Detects RAI, AIS, and DS3 Idle Signal
§ Detects and Accumulates Bipolar Violations (BPV),
Line-Code Violations (CVs), Excessive Zeros (EXZ),
F-Bit Errors, M-Bit Errors, FAS Errors, P-Bit Parity
Errors, CP-Bit Parity Errors, and Far-End Block Errors
(FEBE)
§ Detect Loss-of-Signal (LOS), Out-of-Frame (OOF),
Severely Errored Frame Event (SEF), Change-of-
Frame Alignment (COFA), Receipt of B3ZS/HDB3
Codewords, and DS3 Application ID Status
§ E3 National Bit (Sn) is Forwarded to a Status Register
Bit, the HDLC Controller, and the FEAC Controller
Transmit Formatter
§ Frame Insertion for M23 DS3, C-Bit Parity DS3, and
G.751 E3
§ Optional B3ZS/HDB3 Encoding
§ Clear-Channel Formatter Pass-Through Mode
§ Generate RAI, AIS, and DS3 Idle Signals
§ Automatic or Manual FEBE Insertion
§ Support Automatic or Manual Insertion of BPVs, CVs,
Excessive Zeros, F-Bit Errors, M-Bit Errors, FAS
Errors, P-Bit Parity Errors, and CP-Bit Parity Errors
§ E3 National Bit (Sn) can be Sourced from a Control
Register, the HDLC Controller, or the FEAC Controller
§ Any Overhead Bit Position can be Externally
Overridden in the Transmit Formatter Using the
Transmit Overhead Enable (TOHEN) and the Transmit
Overhead Input (TOH). This Feature Enables External
Control Over Unused Overhead Bits for Proprietary
Signaling Applications.
§ Optional Common Transmit Clock-Input Pin
HDLC Controller
§ Designed to Handle Multiple LAPD Messages with
Minimal Host Processor Intervention
§ 256-Byte Receive and Transmit FIFOs are Large
Enough to Handle the Three DS3 PMDL Messages
(Path ID, Idle Signal ID, and Test Signal ID) that are
Sent and Received Once per Second
§ Handles All the Normal Layer 2 Tasks Such As Zero
Stuffing/Destuffing, CRC and Abort Generation/
Checking, Flag Generation/Detection, and Byte
Alignment
§ Programmable High and Low Watermarks for the
Transmit and Receive FIFOs
§ Terminates the Path Maintenance Data Link in DS3
C-Bit Parity mode and Optionally the Sn-Bit in E3
Mode
FEAC Controller
§ Designed to Handle Multiple FEAC Codewords with
Minimal Host Processor Intervention
§ Receive FEAC Automatically Validates Incoming
Codewords and Stores Them in a 4-Byte FIFO
§ Transmit FEAC can be Configured to Send One
Codeword, One Codeword Continuously, or Two
Different Codewords Back-to-Back to Send DS3 Line
Loopback Commands
§ Terminates the FEAC Channel in DS3 C-Bit Parity
Mode and Optionally the Sn Bit in E3 Mode
BERT
§ Generates and Detects Pseudorandom Patterns
2
15 - 1, 220 - 1 (QRSS), 223 - 1, and 231 - 1 as well as
Repetitive Patterns from 1 to 32 Bits in Length
§ Supports Pattern Insertion/Extraction in Either Payload
Only or Full Bandwidth
§ Large 24-Bit Error Counter Allows Testing to Proceed
for Long Periods Without Host Processor Intervention
§ Errors can be Inserted in the Generated BERT
Patterns for Diagnostic Purposes (Single Bit Errors or
Specific Bit-Error Rates)
Loopback
§ Diagnostic Loopback (Transmit to Receive)
§ Line Loopback (Receive to Transmit)
§ Payload Loopback
Microprocessor Interface
§ Multiplexed or Nonmultiplexed 8-Bit Processor Port
§ Intel and Motorola Bus Compatible
§ Global Reset-Input Pin
§ Global Interrupt-Output Pin
相關(guān)PDF資料
PDF描述
DS31412N IC 12CH DS3/3 FRAMER 349-BGA
DS3150TN IC LIU T3/E3/STS-1 IND 48-TQFP
DS3154N+ IC LIU DS3/E3/STS-1 QD 144CSBGA
DS3164+ IC ATM/PACKET PHY QUAD 400-BGA
DS3170+ IC TXRX DS3/E3 100-CSBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3141+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Single DS3/E3 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS314-1010NR WAF 制造商:ON Semiconductor 功能描述:
DS31412 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12 Port DS3/E3 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS31412N 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12 Port DS3/E3 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS31415 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*