參數(shù)資料
型號： DS3141+
廠商： Maxim Integrated Products
文件頁數(shù)： 31/88頁
文件大小： 0K
描述： IC FRAMER DS3/E3 SNGL 144CSBGA
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 160
控制器類型： DS3/E3 調(diào)幀器
接口： LIU
電源電壓： 3.135 V ~ 3.465 V
電流 - 電源： 80mA
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 144-BGA，CSPBGA
供應(yīng)商設(shè)備封裝： 144-TECSBGA（13x13）
包裝： 托盤
DS3141/DS3142/DS3143/DS3144 Single/Dual/Triple/Quad DS3/E3 Framers
37 of 88
Register Name:
T3E3SRL
Register Description:
DS3/E3 Status Register Latched
Register Address:
19h
Bit #
7
6
5
4
3
2
1
0
Name
COFAL
N/A
SEFL
T3IDLEL
RAIL
AISL
OOFL
LOSL
Default
—
Note: See Figure 7-5 for details on the interrupt logic for the status bits in the T3E3SRL register.
Bit 0: Loss-of-Signal Occurrence Latched (LOSL). This latched status bit is set to 1 when the LOS status bit in
the T3E3SR register changes state (low to high or high to low). LOSL is cleared when the host processor writes a 1
to it. When LOSL is set, it can cause a hardware interrupt to occur if the LOSIE bit in the T3E3SRIE register and
the T3E3IE bit in the MSRIE register are both set to 1. The interrupt is cleared when this bit is cleared or one or
both of the interrupt-enable bits are cleared. See the note in the LOS status bit description for further information.
Bit 1: Out-of-Frame Occurrence Latched (OOFL). This latched status bit is set to 1 when the OOF status bit in
the T3E3SR register changes state (low to high or high to low). OOFL is cleared when the host processor writes a
1 to it. When OOFL is set, it can cause a hardware interrupt to occur if the OOFIE bit in the T3E3SRIE register and
the T3E3IE bit in the MSRIE register are both set to 1. The interrupt is cleared when this bit is cleared or one or
both of the interrupt-enable bits are cleared.
Bit 2: Alarm Indication Signal Detected Latched (AISL). This latched status bit is set to 1 when the AIS status
bit in the T3E3SR register changes state (low to high or high to low). AISL is cleared when the host processor
writes a 1 to it. When AISL is set, it can cause a hardware interrupt to occur if the AISIE bit in the T3E3SRIE
register and the T3E3IE bit in the MSRIE register are both set to 1. The interrupt is cleared when this bit is cleared
or one or both of the interrupt-enable bits are cleared.
Bit 3: Remote Alarm Indication Detected Latched (RAIL). This latched status bit is set to 1 when the RAI status
bit in the T3E3SR register changes state (low to high or high to low). RAIL is cleared when the host processor
writes a 1 to it. When RAIL is set, it can cause a hardware interrupt to occur if the RAIIE bit in the T3E3SRIE
register and the T3E3IE bit in the MSRIE register are both set to 1. The interrupt is cleared when this bit is cleared
or one or both of the interrupt-enable bits are cleared.
Bit 4: DS3 Idle-Signal-Detected Latched (T3IDLEL). This latched status bit is set to 1 when the T3IDLE status bit
in the T3E3SR register changes state (low to high or high to low). T3IDLEL is cleared when the host processor
writes a 1 to it. When T3IDLEL is set, it can cause a hardware interrupt to occur if the T3IDLEIE bit in the
T3E3SRIE register and the T3E3IE bit in the MSRIE register are both set to 1. The interrupt is cleared when this bit
is cleared or one or both of the interrupt-enable bits are cleared.
Bit 5: Severely Errored Frame Detected Latched (SEFL). This latched status bit is set to 1 when the SEF status
bit in the T3E3SR register changes state (low to high or high to low). SEFL is cleared when the host processor
writes a 1 to it. When SEFL is set, it can cause a hardware interrupt to occur if the SEFIE bit in the T3E3SRIE
register and the T3E3IE bit in the MSRIE register are both set to 1. The interrupt is cleared when this bit is cleared
or one or both of the interrupt-enable bits are cleared.
Bit 7: Change-of-Frame Alignment Latched (COFAL). This latched status bit is set to 1 when the DS3/E3 framer
has experienced a change of frame alignment (COFA). A COFA occurs when the framer achieves synchronization
in a different alignment than it had previously. If the framer has never acquired synchronization before, then this
status bit is meaningless. COFAL is cleared when the host processor writes a 1 to it and is not set again until the
framer has lost synchronization and reacquired synchronization in a different alignment. When COFAL is set, it can
cause a hardware interrupt to occur if the COFAIE bit in the T3E3SRIE register and the T3E3IE bit in the MSRIE
register are both set to 1. The interrupt is cleared when this bit is cleared or one or both of the interrupt-enable bits
are cleared.
相關(guān)PDF資料
PDF描述
DS31412N IC 12CH DS3/3 FRAMER 349-BGA
DS3150TN IC LIU T3/E3/STS-1 IND 48-TQFP
DS3154N+ IC LIU DS3/E3/STS-1 QD 144CSBGA
DS3164+ IC ATM/PACKET PHY QUAD 400-BGA
DS3170+ IC TXRX DS3/E3 100-CSBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3141+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Single DS3/E3 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS314-1010NR WAF 制造商:ON Semiconductor 功能描述:
DS31412 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12 Port DS3/E3 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS31412N 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12 Port DS3/E3 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS31415 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*